Semiconductor IP | IP Cores | ChipEstimate.com - Chip Planning Portal and IP Catalog

IP Insider Blog	By John Blyler
IP Shields but Integration Attacks In today’s litigation crazed business world, IP is the shield but deep hardware and software integration is the competitive sword. Continue reading... \| View all posts

Semiconductor IP news and trends blog with John Blyler

Latest IP

BA22 32-bit Embedded Processor
CAST

BA22 32-bit Deeply Embedded Processor
CAST

Power on Reset
NTLab

Downconvert 4:4:4 Y'CbCr to 4:2:2 Y'CbCr (ITU-R...
Digital Blocks

USB 3.0 SuperSpeed Device Controller compliant with...
Innovative Logic

PCMCIA - Host & Device Controller
Innovative Logic

Universal Flash Controller NAND/NOR/SRAM (ECC , ONFI...
Posedge Inc.

IP core based on JPEG Extended/Baseline Standard. MAX...
Shikino High-Tech

Still-image Codec IP core, based on the JPEG baseline...
Shikino High-Tech

MIPI DSI - Display Serial Interface Device Controller
Arasan Chip Systems

SD 4.0 Device IP Core
Arasan Chip Systems

OTP/eMTP: 128 Kbit NVM in 90nm Standard Logic CMOS...
Sidense

Verification IP

UFS VIP in native SystemVerilog (UVM/OVM/VMM)
Avery Design Systems

MIPI VIP in native SystemVerilog (UVM/OVM/VMM)
Avery Design Systems

Circuit Emulation Service uses SAToP/CESoPSN.Support...
ChenXiao Technologies

Burst-CDR for EPON and GPON. Based on GTX/GTH.
ChenXiao Technologies

Verification IP for AMBA AXI
Cadence

Verification IP for CE-ATA
Cadence

PCI / PCI-X Monitor
Synopsys

AMBA 2.0 APB Monitor
Synopsys

HDH PIF 32000 - The Verification IP for the Tensilica...
HDL Design House

MIPI HSI Verification IP in native SystemVerilog...
nSys Design Systems

HSV 900 - reusable verification solution for serial...
HDL Design House

PCI Express Gen 1-3 Verification IP
ExpertIO

Most Popular IP

4-pipe/core, 2-16 multi-core Series5XT 3D/2D/vector...
Imagination Technologies

Ethernet 10Mb - 100Gb Verification IP
ExpertIO

Two Port High Speed and Ultra High Density Leakage...
Synopsys

Interlaken Protocol IP
Open-Silicon

POR- Power on Reset (POR) for 3.0V input voltage with...
Cosmic Circuits

AES Multi-Purpose Crypto Engine
Barco Silex

POS-PHY Level 2 Link-layer
Altera

AXI Interconnect
Xilinx

MIPI HSI - High-Speed Synchronous Serial Interface...
Arasan Chip Systems

Comprehensive memory & bus protocol verification IP -...
Cadence

OTP/eMTP: 512 Kbit NVM in 65nm Standard Logic CMOS...
Sidense

Ultra-Low Jitter Fractional PLL
S3 Group

IP Docs!

A Multi-FPGA Based Platform for emulating a 100M-transistor-scale Processor with High-speed Peripherals
(White Paper by S2C)

Exercising H.264 Video Compression IP Using Commercial FPGA Prototypes
(White Paper by S2C)

Design SoC using FPGA-based IP An FGPA-Based ESL Methodology
(White Paper by S2C)


		New Applications Areas Driving Higher Dynamic Range Converters (White Paper by S3 Group) Pipeline vs. Sigma Delta ADC for Communications Applications (White Paper by S3 Group)


		SATA Connectivity solutions for Xilinx FPGAs (White Paper by ASICS World Services)


		Autonomous On-Chip Self-Test-Verification & Unified Security Solution with Cryptographic Hash Function (White Paper by YFL Elite)


		Put Low-Power, Low-Overhead, High-Fidelity Digital Sound in Your Next ASIC or SOC (White Paper by Tensilica) A Processor and DSP IP Selection Checklist (White Paper by Tensilica) Everything You Wanted to Know About SOC Memory* (White Paper by Tensilica) Cut DSP Development Time – Get High Performance From C, No Assembly Required (White Paper by Tensilica)

Tech Talks

FEATURED TECH TALK
When Once Is Not Enough Technology Choices for Few- and Multiple-Time Programmable Non-Volatile Memory by Craig Zajac


		RF and baseband SOC in 65 nm CMOS for Intelligent Transport Systems based on the Catena IEEE802.11x platform By Mats Carlsson (2011-11-29)


		The Challenges of Using Open Market IP In ASIC Designs By Mohit Gupta (2011-11-01)


		8051s in the Spectrum of Microcontroller Choices By Nikos Zervas (2011-10-18)


GLOBALFOUNDRIES		Concurrent Collaboration Ensures Optimized IP Development at the Leading Edge By Walter Ng (2011-08-09)


		Eliminating Test Time Hence Eliminating Test Cost (Virtually) By Yen Liu (2011-07-26) 3D IC Test is a Major Topic at SEMICON 2011 Taiwan By Yen Lieu (2011-10-11)

IP Connections Newsletter

Delivered to your inbox every 2 weeks, IP Connections provides you with the latest EDA news and trends, most popular IP, detailed information on leading suppliers, and more!

RECENT NEWSLETTERS

January 24, 2012

January 10, 2012

December 27, 2011

December 13, 2011

Subscribe Now | View Archive


	Synopsys Collaborates with Sigrity to Accelerate Signal Integrity Analysis

ELLIPTIC TECHNOLOGIES DEBUTS SECURITY ENGINE FOR 4G LTE MOBILE BACKHAUL APPLICATIONS...

Lauterbach and Beyond Semiconductors Partner for Easier System Development with BA22 Royalty-Free 32-bit Processors...

View all EDA News

IP Insider Blog

Subsystem IP

Platform IP

Performance Optimized

Power Optimized

Security

Authentication

Content Inspection

Encryption

W-CDMA