ChipEstimate.com - Chip Planning Portal


			USB 3.0 SuperSpeed Device Controller... Innovative Logic USB2.0 IP is a HS_FS USB controller, OTG... Innovative Logic SMIC0.18um Analog 2-1 MUX VeriSilicon SMIC 0.18um LVDS Transceiver VeriSilicon Single Port Memory - TSMC130nM LV ChipStart Dual Port Memory - TSMC130nM LV ChipStart 2-channel 8-bit flash ADC Microproject 10-bit, 100 MSPS Current Steering DAC Microproject MIPI/MDDI Unified PHY IP Mixel High Density Standard Cell Library ARM Via Programmable ROM Compiler ARM


	nSys Announces Functional Coverage Test Suites for Major Standards/ Protocols Newark, March 9, 2010- nSys Design Systems, offering the world's largest portfolio of Verification IPs, announced the availability of Functional...

POSEDGE announces Ultra Speed, High Performance, and Low Gate Count SD/SDIO/eMMC Host Controller IP

Solarflare CEO Presents at Montgomery Technology Conference on High-Performance 10 Gigabit Ethernet for Low-Latency Trading

Tilera Receives Investment From Broadcom

More news...


	<script language=JavaScript src="http://chipestimate.rotator.hadj7.adjuggler.net/servlet/ajrotator/22194/0/vj?z=chipestimate&dim=22190&kw=&click=&abr=$scriptiniframe"></script><noscript><a href="http://chipestimate.rotator.hadj7.adjuggler.net/servlet/ajrotator/22194/0/cc?z=chipestimate"><img src="http://chipestimate.rotator.hadj7.adjuggler.net/servlet/ajrotator/22194/0/vc?z=chipestimate&dim=22190&kw=&click=&abr=$imginiframe" width="336" height="280" border="0"></a></noscript>

ChipEstimate.com Chip Planning & IP Portal
Copyright © 2010 ChipEstimate.com. All rights reserved. Feedback Privacy Policy Terms of Use Newsletter & Tech Talk Archive IP Catalog Site Map