Filter Your keyword search by content and/or vendor:
Describe the service you need (example: IP, design services, foundry, ASIC) then submit your request.2.
Chipestimate.com's conceirge service will contact leading suppliers on your behalf.3.
Suppliers with solutions matching your needs will follow up with you directly.
Accelerated Graphics Port (AGP) is a high speed bus used to create a dedicated pathway between the graphics adapter and the processorBrowse for AGP IP / IP Cores
CoreConnect is a microprocessor bus architecture for system-on-a-chip (SoC) designs.Browse for CoreConnect IP / IP Cores
Gunning Transceiver Logic (GTL) is a standard used to provide higher data transfer speeds with smaller voltage swings and is used to drive electronic backplane busses.Browse for GTL IP / IP Cores
Inter-Integrated Circuit (I2C) is a bus that is used to connect peripherals to an embedded systemBrowse for I2C IP / IP Cores
Low-Voltage CMOS (LVCMOS) is a set of interface standards for connecting digital integrated circuitsBrowse for LVCMOS IP / IP Cores
Low-Voltage TTL (LVTTL) is a set of interface standards for connecting digital integrated circuitsBrowse for LVTTL IP / IP Cores
The Non-Volatile DDR2 (NV-DDR2) interface promises speeds up to 400MB/sBrowse for NV-DDR2 IP / IP Cores
Parallel port busses are used in computers for connecting various peripheral devicesBrowse for Parallel IP / IP Cores
Peripheral Component Interconnect Express (PCI Express) is a expansion card standard which is used in a wide variety of computer applicationsBrowse for PCI Express IP / IP Cores
RapidIO is a high performance interconnect technology for connecting chips on a circuit boardBrowse for RapidIO IP / IP Cores
Secure Digital (SD) communication protocols vary depending on the type and capacity of the non-volatile memory cardBrowse for SD IP / IP Cores
What do all of these things have in common? They were key topics addressed by Cadence...
ARM1136J-S processor w/o cache
SecurCode 32-bit RISC CPU. Designed for 180nm
ARM11MPCore Multiprocessor Core with three processors with cache