ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

SSTL Interface / IP Cores Results

Click here for IP vendor white papers, presentations, and more -- IP Docs
 
Matching IP
175 matches found
IP Vendor IP Name Description
Analog Bits ABI-T-90G-Custom HSTL/SSTL IO Multiprotcol Parallel IO
Aragio Solutions SSTL2 SSTL_2 Pad Set (Designed for Common Platform 90G)
Aragio Solutions SSTL_18 SSTL_18 Pad Set (Designed for Common Platform 65LP)
Aragio Solutions SSTL_18 SSTL_18 Pad Set (Designed for Common Platform 90G)
Aragio Solutions SSTL_18 SSTL_18 Pad Set (Designed for Common Platform 90G)
Aragio Solutions SSTL_2 SSTL_2 Pad Set (Designed for Common Platform 90G)
Aragio Solutions SSTL_2 SSTL_2 Pad Set (Designed for Common Platform 65LP)
ARM A0252 SSTL2 Class II, PL 3.3V, 250MHz
ARM A0254 SSTL2 Class I, FC 3.3V, 210MHz
ARM A0267 SSTL2 Class I, PL 3.3V, 210MHz
ARM A0268 SSTL2 Class I, PL 3.3V, 210MHz
ARM A0277 SSTL2 ClassI/II Combo, FC, 3.3V, 250MHz
ARM A0278 SSTL2 Class II, PL 3.3V, 250MHz
ARM A0280 SSTL2 Class II, FC, 3.3V, 250MHz
ARM A0281 SSTL2 Class II, FC, 3.3V, 250MHz
ARM A0282 SSTL2 Class II, PL 3.3V, 250MHz
ARM A0283 SSTL2 Class II, FC 3.3V, 250MHz
ARM A0284 SSTL2 Class I, PL 3.3V, 210MHz
ARM A0285 SSTL2 Class I, PL 3.3V, 210MHz
ARM A0301 SSTL2 Class I, PL 3.3V, 210MHz
ARM A0306 HSTL Class I, FC 3.3V, 266MHz
ARM A0343 SSTL2 ClassI/II Combo, PL, 3.3V, 250MHz
ARM A0372 SSTL2 Class I, PL, 2.5V, 210MHz
ARM A0406 SSTL3 Class II, PL, 3.3V, 250MHz
ARM A0470 SSTL2 Class I, CL 3.3V, 210MHz
ARM A0489 SSTL2 Class I, Series Resistor, PL, 3.3V, 210MHz
ARM A0517 Metro SSTL2, Class I, low power, CL, 1.2/3.3V, 210MHz
ARM A0554 SSTL2 Class I, FC 3.3V, 2.5V, 210MHz
ARM A0555 SSTL2 Class II, PL 3.3V, 2.5V, 250MHz
ARM DDR1/2 IO FC TSMC 65nm GP - CLN65GP DDR1/2 IO FC - TSMC 65nm GP
ARM DDR1/2 IO only FC TSMC 65nm LP -CLN65LP DDR1/2 IO only FC - TSMC 65nm LP
ARM DDR1/2 IO only ST TSMC 65nm LP -CLN65LP DDR1/2 IO only ST - TSMC 65nm LP
ARM DDR1/2 IO ST TSMC 65nm GP - CLN65GP DDR1/2 IO ST - TSMC 65nm GP
ARM DDR3 IO FC TSMC 65nm GP -CLN65GP DDR3 IO FC - TSMC 65nm GP
ARM DDR3/2 IO and PLL FC TSMC 65nm GP -CLN65GP DDR3/2 IO and PLL FC - TSMC 65nm GP
Boeing Pad-SSTL-90 SSTL Pad. Supports DDR2-400 and DDR400.
Cadence DDR/LPDDR Soft DLL PHY All Digital PHY design for ultra-low power and small area. Support DDR1, DDR2, DDR3, LPDDR1, LPDDR2. Synthesizable to any foundr
Cadence DDR1 SDRAM PHY Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 40G
Cadence DDR1 SDRAM PHY Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 40G
Cadence DDR2 / LPDDR2 / DDR1 DLL PHY Hard PHY - DDR2 / LPDDR2 / DDR1 DLL PHY - TSMC65LP
Cadence DDR2 / LPDDR2 / DDR1 DLL PHY Hard PHY - DDR2 / LPDDR2 / DDR1 DLL PHY - TSMC65LP
Cadence DDR2 / LPDDR2 / DDR1 DLL PHY - TSMC 65LP Hard PHY - DDR2 / LPDDR2 / DDR1 DLL PHY - TSMC65LP
Cadence DDR2 / LPDDR2 / DDR1 DLL PHY - TSMC 65LP Hard PHY - DDR2 / LPDDR2 / DDR1 DLL PHY - TSMC65LP
Cadence DDR2 / LPDDR2 / DDR1 DLL PHY - TSMC65LP Hard PHY - DDR2 / LPDDR2 / DDR1 DLL PHY - TSMC65LP
Cadence DDR2 PHY Cadence Integration-Optimized DDR2 PHY
Cadence DDR2 PHY - TSMC 65nm Cadence Integration-Optimized DDR2 PHY
Cadence DDR2 PHY for TSMC65nm Cadence Integration-Optimized DDR2 PHY
Cadence DDR2 SDRAM PHY Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65LPE
Cadence DDR2 SDRAM PHY Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65LPE
Cadence DDR2/1 SDRAM PHY Synthesizable DDR3/DDR SDRAM PHY in TSMC 90LP
Cadence DDR3 PHY Cadence Integration-Optimized DDR3 PHY
Cadence DDR3 PHY - TSMC 65nm Cadence Integration-Optimized DDR3 PHY
Cadence DDR3 PHY for TSMC65nm Cadence Integration-Optimized DDR3 PHY
Cadence DDR3 SDRAM PHY Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65G
Cadence DDR3 SDRAM PHY Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65G
Cadence DDR3 SDRAM PHY-TSMC 130LVOD Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 130LVOD
Cadence DDR3 SDRAM PHY-TSMC 130LVOD Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 130LVOD
Cadence DDR3 SDRAM PHY-TSMC 65GP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 65GP
Cadence DDR3 SDRAM PHY-TSMC 65GP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 65GP
Cadence DDR3 SDRAM PHY-TSMC 65LP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 65LP
Cadence DDR3 SDRAM PHY-TSMC 65LP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 65LP
Cadence DDR3 SDRAM PHY-TSMC 90G Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 90G
Cadence DDR3 SDRAM PHY-TSMC 90G Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 90G
Cadence DDR3/2 SDRAM PHY Synthesizable DDR3/DDR SDRAM PHY in TSMC 55GP
Cadence DDR3/2 SDRAM PHY Synthesizable DDR3/DDR SDRAM PHY in TSMC 55GP
Cadence DDR3/2/1 SDRAM PHY Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 45LP
Cadence DDR3/2/1 SDRAM PHY Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 45LP
Cadence DDR3/2/1 SDRAM PHY - Common Platform 65G Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65G
Cadence DDR3/2/1 SDRAM PHY - Common Platform 65G Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65G
Cadence DDR3/2/1 SDRAM PHY - Common Platform 65LPE Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65LPE
Cadence DDR3/2/1 SDRAM PHY - Common Platform 65LPE Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65LPE
Cadence DDR3/2/1 SDRAM PHY - TSMC 40G Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 40G
Cadence DDR3/2/1 SDRAM PHY - TSMC 40G Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 40G
Cadence DDR3/2/1 SDRAM PHY - TSMC 45LP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 45LP
Cadence DDR3/2/1 SDRAM PHY - TSMC 45LP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 45LP
Cadence DDR3/2/1 SDRAM PHY - TSMC 55GP Synthesizable DDR3/DDR SDRAM PHY in TSMC 55GP
Cadence DDR3/2/1 SDRAM PHY - TSMC 55GP Synthesizable DDR3/DDR SDRAM PHY in TSMC 55GP
Cadence DDR3/2/1 SDRAM PHY - TSMC 90LP Databahn DDR3/DDR SDRAM PHY in TSMC 90LP
Cadence DDR3/2/1 SDRAM PHY - TSMC 90LP Synthesizable DDR3/DDR SDRAM PHY in TSMC 90LP
Cadence DDR3/2/1 SDRAM PHY - UMC L90G Synthesizable DDR3/DDR SDRAM PHY in UMC L90G
Cadence DDR3/2/1 SDRAM PHY - UMC L90G Synthesizable DDR3/DDR SDRAM PHY in UMC L90G
Cadence DDR3/2/1DDR-SDRAM PHY Common Platform 65G Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65G
Cadence DDR3/2/1DDR-SDRAM PHY Common Platform 65G Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65G
Cadence DDR3/2/1DDR-SDRAM PHY Common Platform 65LPE Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65LPE
Cadence DDR3/2/1DDR-SDRAM PHY Common Platform 65LPE Synthesizable DDR3/DDR SDRAM PHY in Common Platform 65LPE
Cadence DDR3/2/1DDR-SDRAM PHY TSMC 40G Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 40G
Cadence DDR3/2/1DDR-SDRAM PHY TSMC 40G Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 40G
Cadence DDR3/2/1DDR-SDRAM PHY TSMC 45LP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 45LP
Cadence DDR3/2/1DDR-SDRAM PHY TSMC 45LP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 45LP
Cadence DDR3/2/1DDR-SDRAM PHY TSMC 55GP Synthesizable DDR3/DDR SDRAM PHY in TSMC 55GP
Cadence DDR3/2/1DDR-SDRAM PHY TSMC 55GP Synthesizable DDR3/DDR SDRAM PHY in TSMC 55GP
Cadence DDR3/2/1DDR-SDRAM PHY TSMC 90LP Databahn DDR3/DDR SDRAM PHY in TSMC 90LP
Cadence DDR3/2/1DDR-SDRAM PHY TSMC 90LP Synthesizable DDR3/DDR SDRAM PHY in TSMC 90LP
Cadence DDR3/2/1DDR-SDRAM PHY UMC L90G Synthesizable DDR3/DDR SDRAM PHY in UMC L90G
Cadence DDR3/2/1DDR-SDRAM PHY UMC L90G Synthesizable DDR3/DDR SDRAM PHY in UMC L90G
Cadence DDR3/DDR-SDRAM PHY-TSMC 130LVOD Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 130LVOD
Cadence DDR3/DDR-SDRAM PHY-TSMC 130LVOD Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 130LVOD
Cadence DDR3/DDR-SDRAM PHY-TSMC 65GP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 65GP
Cadence DDR3/DDR-SDRAM PHY-TSMC 65GP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 65GP
Cadence DDR3/DDR-SDRAM PHY-TSMC 65LP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 65LP
Cadence DDR3/DDR-SDRAM PHY-TSMC 65LP Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 65LP
Cadence DDR3/DDR-SDRAM PHY-TSMC 90G Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 90G
Cadence DDR3/DDR-SDRAM PHY-TSMC 90G Synthesizable DDR3/2/1DDR SDRAM PHY in TSMC 90G
Cadence LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC28HPM Hard PHY - LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC28HPM
Cadence LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC28HPM Hard PHY - LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC28HPM
Cadence LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC28HPM - pre-implemented 16-bit PHY Hard PHY - LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC28HPM - pre-implemented 16-bit PHY
Cadence LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC28HPM - pre-implemented 16-bit PHY Hard PHY - LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC28HPM - pre-implemented 16-bit PHY
Cadence LPDDR2 / DDR2 / DDR3 / DDR3L DLL PHY - TSMC40LP Hard PHY - LPDDR2 / DDR2 / DDR3 / DDR3L DLL PHY - TSMC40LP
Cadence LPDDR2 / DDR2 / DDR3 / DDR3L DLL PHY - TSMC40LP Hard PHY - LPDDR2 / DDR2 / DDR3 / DDR3L DLL PHY - TSMC40LP
Cadence LPDDR2 / DDR2 / DDR3 DLL PHY - TSMC40LP - pre-implemented 32-bit PHY Hard PHY - LPDDR2 / DDR2 / DDR3 DLL PHY - TSMC40LP - pre-implemented 32-bit PHY
Cadence LPDDR2 / DDR2 / DDR3 DLL PHY - TSMC40LP - pre-implemented 32-bit PHY Hard PHY - LPDDR2 / DDR2 / DDR3 DLL PHY - TSMC40LP - pre-implemented 32-bit PHY
Cadence LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC40G Hard PHY - LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC40G
Cadence LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC40G Hard PHY - LPDDR2 / DDR3 / DDR3L DLL PHY - TSMC40G
Cadence LPDDR3 / LPDDR2 DLL PHY - TSMC28HPM Hard PHY - LPDDR3 / LPDDR2 DLL PHY - TSMC28HPM
Cadence LPDDR3 / LPDDR2 DLL PHY - TSMC28HPM Hard PHY - LPDDR3 / LPDDR2 DLL PHY - TSMC28HPM
Denali Software DDR3/2/1DDR-SDRAM PHY Common Platform 65G Databahn DDR3/DDR SDRAM PHY in Common Platform 65G
Denali Software DDR3/2/1DDR-SDRAM PHY Common Platform 65LPE Databahn DDR3/DDR SDRAM PHY in Common Platform 65LPE
Denali Software DDR3/2/1DDR-SDRAM PHY TSMC 40G Databahn DDR3/2/1DDR SDRAM PHY in TSMC 40G
Denali Software DDR3/2/1DDR-SDRAM PHY TSMC 45LP Databahn DDR3/2/1DDR SDRAM PHY in TSMC 45LP
Denali Software DDR3/2/1DDR-SDRAM PHY TSMC 55GP Databahn DDR3/DDR SDRAM PHY in TSMC 55GP
Denali Software DDR3/2/1DDR-SDRAM PHY TSMC 90LP Databahn DDR3/DDR SDRAM PHY in TSMC 90LP
Denali Software DDR3/2/1DDR-SDRAM PHY UMC L90G Databahn DDR3/DDR SDRAM PHY in UMC L90G
Denali Software DDR3/DDR-SDRAM PHY-TSMC 130LVOD Databahn DDR3/2/1DDR SDRAM PHY in TSMC 130LVOD
Denali Software DDR3/DDR-SDRAM PHY-TSMC 65GP Databahn DDR3/2/1DDR SDRAM PHY in TSMC 65GP
Denali Software DDR3/DDR-SDRAM PHY-TSMC 65LP Databahn DDR3/2/1DDR SDRAM PHY in TSMC 65LP
Denali Software DDR3/DDR-SDRAM PHY-TSMC 90G Databahn DDR3/2/1DDR SDRAM PHY in TSMC 90G
IC Nexus SSTL18 SSTL18 DDR2 400/667
IC Nexus SSTL2 SSTL2 Class I/II DDR333
Mixel MXL-TXRX-SSTL18 1.8V SSTL Transceiver IP - Designed for TSMC 130nm
QualCore LDSSTL2CI1-13T LDSSTL2CI1-13T
QualCore LDSSTL2CII2-18T LDSSTL2CII2-18T
QualCore LDSSTL2CII3-15T LDSSTL2CII3-15T
QualCore LDSSTL2CII4-13T LDSSTL2CII4-13T
QualCore LDSSTL2CII4-13T LDSSTL2CII4-13T
QualCore LDSSTL2CII6-18T LDSSTL2CII6-18T
QualCore QCSSTL2CI1-13T QCSSTL2CI1-13T
QualCore QCSSTL2CI2-13C QCSSTL2CI2-13C - SSTL for 2.5V Class I Transceiver, 1.2V/3.3V HP (LVOD) Process
QualCore QCSSTL2CI3-13C QCSSTL2CI3-13C - SSTL 2.5V/1.8V Class I Transceiver, using 1.2V/3.3V HP (LVOD) process
QualCore QCSSTL2CII2-18T QCSSTL2CII2-18T
QualCore QCSSTL2CII3-15T QCSSTL2CII3-15T
QualCore QCSSTL2CII4-13T QCSSTL2CII4-13T
QualCore QCSSTL2CII6-18T QCSSTL2CII6-18T
Simple Silicon IOSSI-002 SSTL-3 I/O Transceiver
Synopsys DDR multiPHY, TSMC 40nmLP25 DDR multiPHY in TSMC 40LP25 (2.5V thick oxide)
Synopsys DDR, multiPHY, Gen2, TSMC 28HPM Gen2 DDR multiPHY – TSMC 28HPM
Synopsys DDR, multiPHY, GF 28nm SLP DDR multiPHY - GF 28SLP18
Synopsys DDR, multiPHY, IBM 28nm LP DDR multiPHY - IBM 28LP18
Synopsys DDR2/DDR, SDRAM PHY, TSMC 130nm G33 DDR2/DDR SDRAM PHY in TSMC 130G33 (3.3V thick oxide)
Synopsys DDR2/DDR, SDRAM PHY, TSMC 65nm GP25 DDR2/DDR SDRAM PHY in TSMC 65GP25 (2.5V thick oxide)
Synopsys DDR2/DDR, SDRAM PHY, TSMC 90nm G25 DDR2/DDR SDRAM PHY in TSMC 90G25 (2.5V thick oxide)
Synopsys DDR2/DDR, SDRAM PHY, TSMC 90nm G33 DDR2/DDR SDRAM PHY in TSMC 90G33 (3.3V thick oxide)
Synopsys DDR2/DDR, SDRAM, PHY, UMC 90nm SP25 DDR2/DDR SDRAM PHY in UMC 90SP25 (2.5V thick oxide)
Synopsys DDR2/DDR, SDRAM, PHY, UMC, L130nm, E-HS-FSG DDR2/DDR SDRAM PHY in UMC L130E-HS-FSG (3.3V thick oxide)
Synopsys DDR2/DDR3, Lite/mDDR PHY, TSMC 55nm LP25 DDR2/DDR3-Lite/mDDR PHY in TSMC 55LP25 (2.5V thick oxide)
Synopsys DDR2/DDR3, Lite/mDDR PHY, TSMC 65nm GP25 DDR2/DDR3-Lite/mDDR PHY in TSMC 65GP25 (2.5V thick oxide)
Synopsys DDR2/DDR3, Lite/mDDR PHY, TSMC 65nm LP25 DDR2/DDR3-Lite/mDDR PHY in TSMC 65LP25 (2.5V thick oxide)
Synopsys DDR2/DDR3, Lite/mDDR, PHY, TSMC 40nm G18 DDR2/DDR3-Lite/mDDR PHY in TSMC 40G18 (1.8V thick oxide)
Synopsys DDR2/DDR3, Lite/mDDR, TSMC 40nm LP25 DDR2/DDR3-Lite/mDDR PHY in TSMC 40LP25 (2.5V thick oxide)
Synopsys DDR2/DDR3, Lite/mDDR, TSMC 55nm GP25 DDR2/DDR3-Lite/mDDR PHY in TSMC 55GP25 (2.5V thick oxide)
Synopsys DDR2/DDR3, PHY, SMIC 65nm LL25 DDR2/DDR3-Lite/mDDR PHY in SMIC 65LL25 (2.5V thick oxide)
Synopsys DDR3/2, SDRAM PHY, GF 65nm G25 DDR3/2 SDRAM PHY in GF 65G25 (2.5V thick oxide)
Synopsys DDR3/2, SDRAM PHY, IBM 65nm G25 DDR3/2 SDRAM PHY in IBM 65G25 (2.5V thick oxide)
Synopsys DDR3/2, SDRAM PHY, IBM 90nm G25 DDR3/2 SDRAM PHY in IBM 90G25 (2.5V thick oxide)
Synopsys DDR3/2, SDRAM PHY, SMIC 40nm LL25 DDR3/2 PHY - SMIC 40LL25
Synopsys DDR3/2, SDRAM PHY, TSMC 28HPM18 DDR3/2 PHY - TSMC 28HPM18
Synopsys DDR3/2, SDRAM PHY, TSMC 40nm G18 DDR3/2 SDRAM PHY in TSMC 40G18 (1.8V thick oxide)
Synopsys DDR3/2, SDRAM PHY, TSMC 40nm LP25 DDR3/2 SDRAM PHY in TSMC 40LP25 (2.5V thick oxide)
Synopsys DDR3/2, SDRAM PHY, TSMC 55nm GP25 DDR3/2 SDRAM PHY in TSMC 55GP25 (2.5V thick oxide)
Synopsys DDR3/2, SDRAM PHY, TSMC 65nm GP25 DDR3/2 SDRAM PHY in TSMC 65GP25 (2.5V thick oxide)
Synopsys DDR3/2, SDRAM PHY, UMC 55nm SP25 DDR3/2 SDRAM PHY in UMC 55SP25 (2.5V thick oxide)
Synopsys DDR3/2, SDRAM PHY, UMC 65nm SP25 DDR3/2 SDRAM PHY in UMC 65SP25 (2.5V thick oxide)
Synopsys DDR4, multiPHY, TSMC 28HPM DDR4 multiPHY - TSMC 28HPM
TSMC tpd013g3_sstl2 1.2/3.3V SSTL for 2.5V
TSMC tpd973g_sstl2 1.8/3.3V SSTL for 2.5V
Unive UV18830 SSTL2 Buffer

Can't find what you're looking for? Our IP Concierge service can help, click here.


Related IP Docs  Related IP Docs!
 Embedded DDR Interfaces Ten Tips to Success for Your SoC (IP Doc by Synopsys)
 A Survival Guide For Selecting High-Quality IP (IP Doc by Synopsys)
 Coding Guidelines for Datapath Synthesis (IP Doc by Synopsys)
 How System-Level Trade-Offs Drive Data Converter Decisions (IP Doc by Synopsys)
 Accelerating Software Driver Development using Virtual Platforms (IP Doc by Synopsys)
 Verifying the LIN automotive network (IP Doc by Cadence)
 Hi-Fi Audio: Unveiling the Hidden dBs (IP Doc by Synopsys)
 Enabling Portable, Lower Power HDMI-Based Designs with Interface IP (IP Doc by Synopsys)
 Mr. NAND’s Wild Ride: Warning — Surprises Ahead (IP Doc by Denali Software)
 Show Me the Next-Generation HDMI (IP Doc by Synopsys)
 DesignWare SATA AHCI Host Controller (IP Doc by Synopsys)
 SuperSpeed Your SoCs with USB 3.0 IP (IP Doc by Synopsys)
 Reduce Power, Area and Routing Congestion: Analysis of a High-Performance On-Chip-Bus Interconnect (IP Doc by Synopsys)
 Simple Ways to Manage Different Clock Frequencies of Audio Codecs (IP Doc by Synopsys)
 Sweet Sounding SoCs: Why Analog Audio IP Lowers Costs and Sounds Better than Digital PWM (IP Doc by Synopsys)
 Understanding Clock Jitter Effects on Data Converter Performance and How to Minimize Them (IP Doc by Synopsys)
 Demystifying Non-volatile Memory IP (IP Doc by Synopsys)
 Cadence SoC Realization (IP Doc by Cadence)
 Reality Check: A Guide to Understanding Optimized Processor Cores (IP Doc by Synopsys)
 Addressing Power and Speed Requirements of Mobile Devices with Data Converter IP (IP Doc by Synopsys)
 Shrinking SoC Design Cycles Using DesignWare Intellectual Property (IP Doc by Synopsys)
 Protect Your Electronic Wallet Against Hackers (IP Doc by Synopsys)
 Unleash the Performance Benefits of Sigma-Delta ADCs into Your SoC (IP Doc by Synopsys)
 Audio Subsystems for Efficient SoC Integration: Integrating High-Definition Multi-Channel Audio Solutions at the Speed of Sound (IP Doc by Synopsys)
 High-End Audio Made Easy: The Software Story: Software Integration of an Audio Subsystem into a System on Chip (IP Doc by Synopsys)
 Technical Considerations for Implementing USB 3.0 on SoCs (IP Doc by Synopsys)
 Mixed-Signal IP Design Challenges in 28-nm Process and Beyond (IP Doc by Synopsys)
 Implementing Audio Codecs in 28-nm Mobile Multimedia Advanced SoCs (IP Doc by Synopsys)
 

 Stub Series Terminated Logic (SSTL) is a group of I/O standards commonly used with Double Data Rate (DDR) DRAM memory modules






     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map