ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Home  :  Search IP  :  Browse

Other Wired IP -- IP Cores Results

Click here for IP vendor white papers, presentations, and more -- IP Docs
 
Browse   :  Digital Core IP  :  Communications  :  Wired  :  Other
Matching IP
70 matches found
IP Vendor IP Name Description
Aeroflex Gaisler GR1553 AMBA interface for Actel MIL-STD-1553B Cores
Aeroflex Gaisler GRCAN CAN 2.0 Controller with DMA
Aeroflex Gaisler GRSPW Spacewire Codec with AHB host interface
Altior CS-GZIP 2103 AltraCores CS-GZIP IP Core - Exceptional Multi-stream Performance, Small Footprint, Optimal Compression and Throughput
Arasan Chip Systems USB 2.0 Host Controller USB 2.0 Host Controller - Compliant to v2.0 with optional AHB, PCI or custom I/F
Arasan Chip Systems USB 2.0 Hub Controller USB 2.0 Hub Controller - Compliant to v2.0 with hub controller and repeater
Beyond Semiconductor UART 16550 and 16450 Serial Controller 16550 and 16450 compatible UART.
Beyond Semiconductor UART 16550 and 16450 Serial Controller 16550 and 16450 compatible UART.
Evatronix SDLC Protocol Controller Synchronous Data Link Control Protocol Controller
Evatronix SuperSpeed USB 3.0 Device Controller USB-IF Certified SuperSpeed USB 3.0 Device Controller
HDL Design House JESD204B PCS IP Core JESD204B PCS IP Core - HIP 600
Innovative Logic USB 3.0 Superspeed Device Controller USB 3.0 SuperSpeed Device Controller compliant with USB3.0 spec1.0 and AMBA AXI interface
Intilop INT - 10012_TCP-Offload+PCIe+PLB_SOC 10 GBit TCP Offload Engine SOC
Invia ISO 7816-3 Digital Controller ISO/IEC 7816-3 digital controller fully compliant with ETSI TS 102 221 and EMV 2000 standards
Invia ISO 7816-3 Digital Controller ISO/IEC 7816-3 digital controller fully compliant with ETSI TS 102 221 and EMV 2000 standards
Invia SWP Slave Digital Controller Single Wire Protocol (SWP) slave digital controller fully compliant with ETSI 102.613 standard
Invia USB Clock Recovery Fully-integrated USB Clock Recovery
Mentor BK-3719 Serial ATA Host Controller
Mentor BK-3721 Serial ATA Device Controller with DMA
Open-Silicon Open-Silicon Interlaken IP Core Interlaken Protocol IP
Silicon Image HDMI 1.3 RX Cores HDMI Receiver with Digital Audio and Content Protection
Silicon Image HDMI 1.3 TX Cores HDMI Transmitter with Digital Audio and Content Protection
Silicon Image HDMI 1.4a RX Receiver IP Core Incorporating HDMI® Specification Version 1.4a Features
Silicon Image HDMI 1.4a TX Transmitter IP Core Incorporating HDMI® Specification Version 1.4a Features
Silicon Image MHL™ (Mobile High-Definition Link) Transmitter IP MHL For integration into System-on-Chip (SoC) products for mobile HD video applications
Silicon Library SLIPSDXU2XXXXX SD4.0 UHS-II PHY
Synopsys MIPI UniPro Controller, UFS Host Controller UFS Host Controller and MIPI UniPro Controller
Synopsys MIPI, 3G DigRF, Master Controller 3G DigRF Master Controller
Synopsys MIPI, 3G DigRF, Slave Controller 3G DigRF Slave Controller
Synopsys MIPI, CSI-2, Host Controller MIPI CSI-2 Host Controller
Synopsys MIPI, DigRFV4, Interfaces, Master MIPI DigRFv4 (4G) Master Controler
Synopsys MIPI, DSI, Host Controller MIPI DSI Host Controller
Synopsys MIPI, UFS Host Controller Software Driver UFS Host Controller Software Driver
Synopsys MIPI, UniPro Controller MIPI UniPro
Synopsys MIPI,3G DigRF, Slave Controller 3G DigRF Slave Controller
Synopsys USB 1.1, Device Controller, AHB/VCI interface USB 1.1 Device Controller Core w/AHB/VCI interface
Synopsys USB 1.1, Device Controller, Native Interface USB 1.1 Device Controller Core w/Native Interface
Synopsys USB 1.1, Device Controller, VCI interface USB 1.1 Device Controller Core w/VCI interface
Synopsys USB 1.1, Hub Controller USB 1.1. Hub Controller Core
Synopsys USB 1.1, OHCI Host Controller, AHB Interface USB 1.1 OHCI Host Controller Core with AHB Interface
Synopsys USB 1.1, OHCI Host Controller, Native Interface USB 1.1 OHCI Host Controller Core with Native Interface
Synopsys USB 1.1, OHCI Host Controller, VCI Interface USB 1.1 OHCI Host Controller Core with VCI Interface
Synopsys USB 2.0, Device Controller, VCI Interface USB 2.0 Device Controller Core w/VCI Interface
Synopsys USB 2.0, Hi-Speed OTG Controller, Subsystem AHB Interface USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface
Synopsys USB 2.0, Host Controller, Subsystem PCI/AHB Interface USB 2.0 Host Controller Subsystem w/PCI/AHB Interface
Synopsys USB 2.1, Device Controller, AHB/VCI interface USB 2.1 Device Controller Core w/AHB/VCI interface
Synopsys USB 3.0, SuperSpeed, Device Controller SuperSpeed USB 3.0 Device Controller
Synopsys USB 3.0, SuperSpeed, Dual Role, Device Controller SuperSpeed USB 3.0 Dual Role Device Controller
Synopsys USB 3.0, SuperSpeed, Host Controller SuperSpeed USB 3.0 Host Controller
Synopsys USB LPM-HSIC Add-On USB LPM-HSIC Add-On
Tamba Networks Interlaken ILA & ILK IP core 3G-600Gbps Configurable Interlaken ILA and ILK core, compliant with the Interlaken and Interlaken look-aside specs
Tamba Networks Interlaken ILA & ILK IP core 600G: 24 lanes x 25G Configurable Interlaken ILA and ILK core, compliant with the Interlaken and Interlaken look-aside specs
Tamba Networks Interlaken ILA & ILK IP core: 12 lanes x 10.3125G Configurable Interlaken ILA and ILK core, compliant with the Interlaken and Interlaken look-aside specs
Tamba Networks Interlaken ILA & ILK IP core: 5 lanes x 3.125G Configurable Interlaken ILA and ILK core, compliant with the Interlaken and Interlaken look-aside specs
Tamba Networks Interlaken ILA & ILK IP core: 5 lanes x 6.25G Configurable Interlaken ILA and ILK core, compliant with the Interlaken and Interlaken look-aside specs
Xilinx 10 Gigabit Ethernet PCS/PMA (10GBASE-R) 10 Gigabit Ethernet PCS/PMA (10GBASE-R)
Xilinx 3GPP RACH Preamble Detector 3GPP RACH Preamble Detector
Xilinx 3GPP Searcher 3GPP Searcher
Xilinx Additive White Gaussian Noise Additive White Gaussian Noise
Xilinx Aurora 64B/66B Aurora 64B/66B
Xilinx AURORA 64B/66B BFM AURORA 64B/66B BFM
Xilinx Aurora 8B/10B Aurora 8B/10B
Xilinx AURORA 8B/10B BFM AURORA 8B/10B BFM
Xilinx Aurora 8B/10B Virtex-4FX Aurora 8B/10B Virtex-4FX
Xilinx Interlaken Core Interlaken Core
Xilinx Interlaken Core Interlaken Core
Xilinx Interlaken Core Interlaken Core
Xilinx JESD204 JESD204
Xilinx JESD204 JESD204
Xylon logiUART Single-channel programmable UART for Xilinx FPGAs with integrated TX and RX FIFOs

Can't find what you're looking for? Our IP Concierge service can help, click here.


Related IP Docs  Related IP Docs!
 HDMI 1.4 (IP Doc by Silicon Image)
 Embedded DDR Interfaces Ten Tips to Success for Your SoC (IP Doc by Synopsys)
 A Survival Guide For Selecting High-Quality IP (IP Doc by Synopsys)
 Coding Guidelines for Datapath Synthesis (IP Doc by Synopsys)
 How System-Level Trade-Offs Drive Data Converter Decisions (IP Doc by Synopsys)
 Accelerating Software Driver Development using Virtual Platforms (IP Doc by Synopsys)
 Verifying the LIN automotive network (IP Doc by Cadence)
 Hi-Fi Audio: Unveiling the Hidden dBs (IP Doc by Synopsys)
 Enabling Portable, Lower Power HDMI-Based Designs with Interface IP (IP Doc by Synopsys)
 Show Me the Next-Generation HDMI (IP Doc by Synopsys)
 DesignWare SATA AHCI Host Controller (IP Doc by Synopsys)
 SuperSpeed Your SoCs with USB 3.0 IP (IP Doc by Synopsys)
 Reduce Power, Area and Routing Congestion: Analysis of a High-Performance On-Chip-Bus Interconnect (IP Doc by Synopsys)
 Hardware solutions to the Challenges of multimedia IP functional verification (IP Doc by Evatronix)
 Mobile Phone Cameras (IP Doc by Silicon Image)
 3D and Ultra HD Video (IP Doc by Silicon Image)
 Vertically Integrated MIPI Solutions (IP Doc by Arasan Chip Systems)
 Complete NAND Flash Solution: Logic, PHY and File System Software (IP Doc by Arasan Chip Systems)
 Simple Ways to Manage Different Clock Frequencies of Audio Codecs (IP Doc by Synopsys)
 Sweet Sounding SoCs: Why Analog Audio IP Lowers Costs and Sounds Better than Digital PWM (IP Doc by Synopsys)
 Understanding Clock Jitter Effects on Data Converter Performance and How to Minimize Them (IP Doc by Synopsys)
 Demystifying Non-volatile Memory IP (IP Doc by Synopsys)
 Cadence SoC Realization (IP Doc by Cadence)
 Reality Check: A Guide to Understanding Optimized Processor Cores (IP Doc by Synopsys)
 Addressing Power and Speed Requirements of Mobile Devices with Data Converter IP (IP Doc by Synopsys)
 Shrinking SoC Design Cycles Using DesignWare Intellectual Property (IP Doc by Synopsys)
 Protect Your Electronic Wallet Against Hackers (IP Doc by Synopsys)
 Unleash the Performance Benefits of Sigma-Delta ADCs into Your SoC (IP Doc by Synopsys)
 Simulating FPGA Power Integrity Using S-Parameter Models (IP Doc by Xilinx)
 The Xilinx Isolation Design Flow for Fault-Tolerant Systems (IP Doc by Xilinx)
 High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs (IP Doc by Xilinx)
 Xilinx Redefines Power, Performance, and Design Productivity with Three Innovative 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices (IP Doc by Xilinx)
 Considerations Surrounding Single Event Effects in FPGAs,ASICs, and Processors (IP Doc by Xilinx)
 Practical Use of FPGAs and IP in DO-254 Compliant Systems (IP Doc by Xilinx)
 DO-254 for the FPGA Designer (IP Doc by Xilinx)
 Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite (IP Doc by Xilinx)
 Lowering Power at 28 nm with Xilinx 7 Series FPGAs (IP Doc by Xilinx)
 High-Volume Spartan-6 FPGAs: Performance and Power Leadership by Design (IP Doc by Xilinx)
 Improving Performance in Spartan-6 FPGA Designs (IP Doc by Xilinx)
 Reducing Switching Power with Intelligent Clock Gating (IP Doc by Xilinx)
 Increased Productivity Using Team Design (IP Doc by Xilinx)
 Hierarchical Design Using Synopsys and Xilinx FPGAs (IP Doc by Xilinx)
 Virtex-6 FPGA Routing Optimization Design Techniques (IP Doc by Xilinx)
 Audio Subsystems for Efficient SoC Integration: Integrating High-Definition Multi-Channel Audio Solutions at the Speed of Sound (IP Doc by Synopsys)
 High-End Audio Made Easy: The Software Story: Software Integration of an Audio Subsystem into a System on Chip (IP Doc by Synopsys)
 Technical Considerations for Implementing USB 3.0 on SoCs (IP Doc by Synopsys)
 Mixed-Signal IP Design Challenges in 28-nm Process and Beyond (IP Doc by Synopsys)
 Implementing Audio Codecs in 28-nm Mobile Multimedia Advanced SoCs (IP Doc by Synopsys)
 

 Other IP includes many additional types of Wired IP

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map