ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Home  :  Search IP  :  Browse

I2C / IP Cores Results

Click here for IP vendor white papers, presentations, and more -- IP Docs
 
Browse   :  On-Chip Bus IP  :  I2C
Matching IP
42 matches found
IP Vendor IP Name Description
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
ASICS World Services I2C_MS1 I2C Master and Slave
Cadence Inter Integrated Circuit (I2C) (with 8byte FIFO) Cadence Peripheral IP for Inter Integrated Circuit (I2C) (with 8byte FIFO)
CAST I2C I2C Bus Controller Master/Slave
CAST I2C-HS I2C Bus Controller - version 2.1 ( High Speed )
CAST I2CS I2C Bus Controller - Slave only
Digital Blocks Inter Integrated Circuit (I2C) with FIFO - APB Bus DB-I2C-M-APB: I2C Master Controller / Parameterized FIFO / High Performance
Digital Blocks Inter Integrated Circuit (I2C) with FIFO - Avalon DB-I2C-M-AVLN: I2C Master Controller / Parameterized FIFO / High Performance
Digital Core Design DI2CM I2C Bus Controller Master
Digital Core Design DI2CS DI2CS - I2C Bus Controller Slave
Digital Core Design DI2CSB DI2CSB - I2C Bus Controller Slave Base version
Evatronix I2C Controller Philips® I2C-bus Compatible Bus Controller
ICDREC PE-I2C-APB Inter Integrated Circuit (I2C) Controller compatible with AMBA APB 2.0 interface
Intelliga i3C i3C - I2C Bus Controller Core (Master/Slave)
Macrocad Development VCM8010 VCM8010
Macrocad Development VCM8015 VCM8015
Macrocad Development VCM8574 VCM8574
Macrocad Development VSM8014 VSM8014
Mentor MI2CV I2C Bus Interface with synchronous CPU I/F
Mentor MI2Cv2 I2C V2.0 Bus Interface
Millogic EnhancedI2C Enhanced I2C Compatible Serial Interface
Millogic I2C-ML I2C Compatible Serial Interface
nSys Design Systems I2C_nVS I2C Verification IP in SystemVerilog(OVM/VMM) and Verilog
QualCore M8584 I2C Ctlr
QualCore M8584A Advanced I2C Ctlr
QualCore V9401OCP V9401OCP I2C Controller with OCP Interface
Xilinx XPS IIC Bus Interface XPS IIC Bus Interface
Xilinx XPS IIC Bus Interface XPS IIC Bus Interface
Xilinx XPS IIC Bus Interface XPS IIC Bus Interface
Xilinx XPS IIC Bus Interface XPS IIC Bus Interface
Xilinx XPS IIC Bus Interface XPS IIC Bus Interface

Can't find what you're looking for? Our IP Concierge service can help, click here.


Related IP Docs  Related IP Docs!
 Hardware solutions to the Challenges of multimedia IP functional verification (IP Doc by Evatronix)
 SATA Connectivity solutions for Xilinx FPGAs (IP Doc by ASICS World Services)
 Verifying the LIN automotive network (IP Doc by Cadence)
 Cadence SoC Realization (IP Doc by Cadence)
 Simulating FPGA Power Integrity Using S-Parameter Models (IP Doc by Xilinx)
 The Xilinx Isolation Design Flow for Fault-Tolerant Systems (IP Doc by Xilinx)
 High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs (IP Doc by Xilinx)
 Xilinx Redefines Power, Performance, and Design Productivity with Three Innovative 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices (IP Doc by Xilinx)
 Considerations Surrounding Single Event Effects in FPGAs,ASICs, and Processors (IP Doc by Xilinx)
 Practical Use of FPGAs and IP in DO-254 Compliant Systems (IP Doc by Xilinx)
 DO-254 for the FPGA Designer (IP Doc by Xilinx)
 Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite (IP Doc by Xilinx)
 Lowering Power at 28 nm with Xilinx 7 Series FPGAs (IP Doc by Xilinx)
 High-Volume Spartan-6 FPGAs: Performance and Power Leadership by Design (IP Doc by Xilinx)
 Improving Performance in Spartan-6 FPGA Designs (IP Doc by Xilinx)
 Reducing Switching Power with Intelligent Clock Gating (IP Doc by Xilinx)
 Increased Productivity Using Team Design (IP Doc by Xilinx)
 Hierarchical Design Using Synopsys and Xilinx FPGAs (IP Doc by Xilinx)
 Virtex-6 FPGA Routing Optimization Design Techniques (IP Doc by Xilinx)
 

 Inter-Integrated Circuit (I2C) is a bus that is used to connect peripherals to an embedded system

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map