Search IP
Advanced Search
IP Concierge
Browse
Verification IP Portal
All IP
IP Vendor List
By Foundry
Common Platform IP Portal
GLOBALFOUNDRIES IP Portal
SMIC IP Portal
TSMC IP Portal
Other Foundries
By FPGA Provider
Xilinx IP Portal
Featured Sites
Cadence IP Portal
Verification IP Portal
Xilinx IP Portal
My IP List
View My IP List
About IP Lists
Chip Estimation
Overview
InCyte Chip Estimator Starter Edition (free)
Cadence InCyte Chip Estimator
Cadence Chip Planning System
Download Now
Support
Contact Support
My Account
Partners
Overview
Become a Partner
Login
About Us
Overview
Contact
IP Resources
IP Docs!
(white papers)
Tech Talks
Videos
IP Connections Newsletter
Headline News
IP Talks!
DAC 2012
DAC 2011
DAC 2010
DAC 2009
DAC 2008
DAC 2007
Home
:
Search IP
: Browse
Clock IP / IP Cores Results
Browse
:
Analog & Mixed Signal IP
:
Clock
Clock Synthesizer - Search for Clock Synthesizer IP / IP Cores
Clock synthesizer circuits generate different frequency clock signals from an input reference clock.
DLL - Search for DLL IP / IP Cores
Delay Locked Loops (DLLs) are timing circuits that are used to lock and input and reference clock to a prescribed phase relationship.
Other - Search for Other IP / IP Cores
Other IP includes many additional types of Clock IP
PLL - Search for PLL IP / IP Cores
Phase Locked Loops (PLLs) are used to lock and input and reference clock to a prescribed phase relationship.
Clock IP includes timing-related IP components, such as DLLs and PLLs
Language:
English
|
Japanese
|
Chinese
ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
Feedback
Privacy Policy
Terms of Use
Newsletter & Tech Talk Archive
IP Catalog Site Map