Performance optimized Standard Cell Libraries are a collection of ASIC building blocks designed for high speed applications. The standard cell library typically contains both logical and physical representations for use with standard place and route tools.