Filter Your keyword search by content and/or vendor:
Describe the service you need (example: IP, design services, foundry, ASIC), then submit your request.2.
ChipEstimate.com's concierge service will contact leading suppliers on your behalf.3.
Suppliers with solutions matching your needs will follow up with you directly.
Delay Locked Loops (DLL) are timing circuits that are used to eliminate propagation delay and clock skew between output clock signals on the device.Browse for DLL IP / IP Cores
PHY IP provides the physical layer of the OSI model, which connects a link layer device to the physical mediumBrowse for PHY IP / IP Cores
What do all of these things have in common? They were key topics addressed by Cadence...
ARM1136J-S processor w/o cache
SecurCode 32-bit RISC CPU. Designed for 180nm
ARM11MPCore Multiprocessor Core with three processors with cache