Filter Your keyword search by content and/or vendor:
For IP search, filter by the criteria below:
Describe the service you need (example: IP, design services, foundry, ASIC) then submit your request.
Chipestimate.com's conceirge service will contact leading suppliers on your behalf.
Suppliers with solutions matching your needs will follow up with you directly.
Delay Locked Loops (DLL) are timing circuits that are used to eliminate propagation delay and clock skew between output clock signals on the device.
Other IP includes many additional types of Embedded I/O Cores IP
PHY IP provides the physical layer of the OSI model, which connects a link layer device to the physical medium
Phase Locked Loops (PLL) are timing circuits that generate output signals that are phase-related to a reference signal, which keeps the phases of the two signals matched.
Serializer/Deserializer (SERDES) technology is used in high speed applications to convert data between serial and parallel data interfaces
What do all of these things have in common? They were key topics addressed by Cadence...
ARM1136J-S processor w/o cache
SecurCode 32-bit RISC CPU. Designed for 180nm
ARM11MPCore Multiprocessor Core with three processors with cache