Semiconductor IP | IP Cores | ChipEstimate.com - Chip Planning Portal and IP Catalog

IP Insider Blog	By John Blyler
Will Patent Trolls Liquify the IP Market? Litigation affects the selection process of design IP. Is a liquidity market for inventions the answer? Continue reading... \| View all posts

Semiconductor IP news and trends blog with John Blyler

Latest IP

Dual 10-bit 160MSps DAC
Alvand Technologies

Dual 10-bit 80MSps ADC
Alvand Technologies

SD3.01/SDIO3.0/eMMC4.5 Host Controller
Posedge Inc.

XAP4 16-bit low power processor core XAP RISC
Cambridge Consultants

XAP5 32/16-bit low power processor core RISC
Cambridge Consultants

High Density ECO Standard Cell Tapless Logic Library...
Synopsys

High Density Power Optimization Kit Full, GF 55LP LVt
Synopsys

Multilayer VGA/LCD Scaling Display Controller
Think Silicon

USB 3.0 SuperSpeed Device Controller compliant with...
Innovative Logic

PCMCIA - Host & Device Controller
Innovative Logic

Universal Flash Controller NAND/NOR/SRAM (ECC , ONFI...
Posedge Inc.

704-bit EEPROM
NTLab

Verification IP

UFS VIP in native SystemVerilog (UVM/OVM/VMM)
Avery Design Systems

MIPI VIP in native SystemVerilog (UVM/OVM/VMM)
Avery Design Systems

Circuit Emulation Service uses SAToP/CESoPSN.Support...
ChenXiao Technologies

Burst-CDR for EPON and GPON. Based on GTX/GTH.
ChenXiao Technologies

Verification IP for AMBA AXI
Cadence

Verification IP for CE-ATA
Cadence

AMBA 2.0 APB Monitor
Synopsys

PCI / PCI-X Monitor
Synopsys

HDH PIF 32000 - The Verification IP for the Tensilica...
HDL Design House

MIPI HSI Verification IP in native SystemVerilog...
nSys Design Systems

HSV 900 - reusable verification solution for serial...
HDL Design House

PCI Express Gen 1-3 Verification IP
ExpertIO

Interlaken Protocol IP
Open-Silicon

AES Multi-Purpose Crypto Engine
Barco Silex

POR- Power on Reset (POR) for 3.0V input voltage with...
Cosmic Circuits

RSA and ECC Public Key Accelerator
Elliptic Technologies

ONFi 1,2,3 and Toggle 1,2 NAND Flash interface with DLL
Cadence

NFC forum Compliant IP for integration within host...
Innovision R&T

PCMCIA - Host & Device Controller
Innovative Logic

OTP/eMTP: 128 Kbit NVM in 90nm Standard Logic CMOS...
Sidense

Security Protocol Accelerator - with Virtualization...
Elliptic Technologies

MIPI CSI - Camera Serial Interface Receiver Controller
Arasan Chip Systems

OTP/eMTP: 512 Kbit NVM in 65nm Standard Logic CMOS...
Sidense

IP Docs!

Put Low-Power, Low-Overhead, High-Fidelity Digital Sound in Your Next ASIC or SOC
(White Paper by Tensilica)

A Processor and DSP IP Selection Checklist
(White Paper by Tensilica)

Everything You Wanted to Know About SOC Memory*
(White Paper by Tensilica)

Cut DSP Development Time – Get High Performance From C, No Assembly Required
(White Paper by Tensilica)


		Autonomous On-Chip Self-Test-Verification & Unified Security Solution with Cryptographic Hash Function (White Paper by YFL Elite)


		Verifying the LIN automotive network (White Paper by Cadence) Cadence SoC Realization (White Paper by Cadence)


		Hardware solutions to the Challenges of multimedia IP functional verification (White Paper by Evatronix)


		Vertically Integrated MIPI Solutions (White Paper by Arasan Chip Systems) Complete NAND Flash Solution: Logic, PHY and File System Software (White Paper by Arasan Chip Systems)

Tech Talks

FEATURED TECH TALK
Floating-Point Advancements on Xilinx FPGAs: Bit Accuracy and Custom Precision by Tim Vanevenhoven


		RF and baseband SOC in 65 nm CMOS for Intelligent Transport Systems based on the Catena IEEE802.11x platform By Mats Carlsson (2011-11-29)


		The Challenges of Using Open Market IP In ASIC Designs By Mohit Gupta (2011-11-01)


		8051s in the Spectrum of Microcontroller Choices By Nikos Zervas (2011-10-18)


GLOBALFOUNDRIES		Concurrent Collaboration Ensures Optimized IP Development at the Leading Edge By Walter Ng (2011-08-09)


		Eliminating Test Time Hence Eliminating Test Cost (Virtually) By Yen Liu (2011-07-26) 3D IC Test is a Major Topic at SEMICON 2011 Taiwan By Yen Lieu (2011-10-11)

IP Connections Newsletter

Delivered to your inbox every 2 weeks, IP Connections provides you with the latest EDA news and trends, most popular IP, detailed information on leading suppliers, and more!

RECENT NEWSLETTERS

January 24, 2012

January 10, 2012

December 27, 2011

December 13, 2011

Subscribe Now | View Archive


	MStar Licenses ARM Mali GPU Technology for Smart-TV Applications

IPextreme's Warren Savage to speak at GSA IP Summit...

CEVA Announces Availability of Silicon-Based CEVA-XC Software Development Kit for the Rapid Design of Multi-Mode,...

View all EDA News

IP Insider Blog

Subsystem IP

Platform IP

Performance Optimized

Power Optimized

Security

Authentication

Content Inspection

Encryption

W-CDMA