February 9, 2010

	The next IC design methodology transition is long overdue   Michael Meredith Steve Svoboda Open SystemC Initiative Anyone with a tapeout deadline looming knows how finishing a new chip design keeps getting harder and harder. Fortunately, newly standardized high-level languages like SystemC®, along with modern high-level synthesis (HLS) tools are offering designers a way to escape the RTL "productivity jailhouse". Since the turn of the century, the semiconductor industry has been suffering slowing engineering productivity growth. While during that period the semiconductor industry has seen major sales growth, as semiconductors continue working their way into almost every facet of modern life, with very few exceptions, profitability has remained stagnant, or even declined. more >> PowerWise Adaptive Voltage Scaling – the ultimate power saving IP for ASICs more >>		Silicon proven Multi-channel H.264 1080@30 Encoder/Decoder more >> Production-proven MIPI DSI Tx D-PHY from Virage Logic Production-proven MIPI CSI Rx D-PHY from Virage Logic OTP/eMTP: Very low power 8 Kbit NVM in 180nm Standard Logic... from Sidense OTP/eMTP: 128 Kbit NVM in 90nm Standard Logic CMOS process from Sidense Complete NAND Flash System Platform from Denali Software eMMC and MMC Card Controller supports MMC 4.4 specification... from Eureka DDR1/DDR2 Combination Memory Controller IP from Denali Software SD / SDIO / MMC Host Controller IP core. Compatible with SD 2.0,... from Eureka MoSys' PCIe Gen2-SATA Gen2 Combo PHY available for TSMC 40G Hashing Functions: SHA-1/256/512, MD5, AES-GMAC for Authentication... from CebaTech SuperSpeed USB 3.0 Device Controller from Evatronix Ultra HD 4K DCI JPEG2000 encoder from intoPIX HD/2K Lossless JPEG 2000 Encoder from intoPIX Latch-up immune ESD protection for high voltage applications from SOFICS - Solutions for ICs 100fF ESD protection for LNA in TSMC 90nm from SOFICS - Solutions for ICs SMIC 0.11ìm 3.3V Switchable Power Control Block from VeriSilicon SMIC 0.11um Hi-Speed USB UTMI-Based Peripheral Transceiver IP from VeriSilicon NAND Flash Memory Controller, ONFi 2.2 compliant from Evatronix The Cypress embedded Flash memory enables nvm in SOC.... from Cypress Semiconductor		Global IP Consumption 2010   Semiconductor IP consumption data from 2009 reveals further consolidation of IP reuse among the Americas, Europe, and Asia. The most significant expansion occurred in Asia, accounting for nearly half of all IP consumption world wide. Your best NVM IP choice   Optimized Memory IP   Right from the Start! Superb in SoC Platform Solution
	Cache Controller dynamically self-configured from Dolphin Integration IP cores for Fast Ethernet DSP PHY 10BASE-T 100BASE-TX/FX 10/100 from Transwitch MIPI D-PHY - Interface Macro for MIPI DSI, CSI and UniPro from Arasan Chip Systems Databahn DDR3/2/1DDR SDRAM PHY in TSMC 40G from Denali Software Parametric yield recovery of analog and mixed signal circuits.... from Kilopass Technology LPDDR2 Memory Controller IP from Denali Software Low Voltage Differential Signal (LVDS) , low voltage swing results... from Rapid Bridge LVDS DE, FC, 3.3V, 850MHZ from ARM
	NovoBlox® is a family of small, One-Time-Programmable (OTP) memory IP. NovoBlox is available in two architectures, Serial and ROM. Novocell offers a cost efficient, patent-protected, turnkey project design solution. more >>
	Ikanos Communications Reports Record Revenue for the Fourth Quarter... Webcast and Slides Accessible on Ikanos Website TRADE NEWS: Agilent Technologies Enhanced Signaling Analyzer for LTE... Agilent Technologies Inc. announced it has added capabilities to its Signaling Analyzer Real Time (SART) for LTE and will demonstrate them at the 2010 Mobile World... TRADE NEWS: Agilent Technologies Adds Phone Solution to LTE Drive Test... Agilent Technologies announced it will introduce and demonstrate a phone solution extension for its LTE Drive Test portfolio at the 2010 Mobile World Congress,... Acme Packet Unifies Communications for Mobile Broadband at 2010 Mobile... Acme Packet will showcase solutions for unifying communications for mobile broadband at the 2010 Mobile World Congress, February 15-18 in Barcelona, Spain. NVIDIA Names University of Maryland a CUDA... Leading University Joins Prominent Network of Institutions Focused on Parallel Computing Azimuth Systems Launches New Field-to-Lab... New Solution Enables Advanced R&D Testing and Operator System Optimization by Playback of Field-Collected Data Through the ACE MX Wireless Channel Emulator Interface Masters Technologies Introduces PCI-e... Niagara 32714L NICs Feature Four 10 Gb Ethernet Fiber SFP+ Connectors for Multi-Mode or Single-Mode Connectivity, in a Low Profile Form Factor PCI-e Gen2... Ikanos Partners With picoChip to Advance Femtocell Market Fusiv(R) Communications Processors and picoChip Semiconductors Power Sagemcom's Worldwide Femtocell Deployments Tensilica Introduces ConnX Atlas Reference Architecture for LTE Multi-Standard Programmable Radio Platform Also Supports Other Standards Including HSPA+ Tessera OptiML Image Enhancement Technologies in New Samsung HD... SAN JOSE, Calif.--(BUSINESS WIRE)--Tessera Technologies, Inc. (Nasdaq:TSRA) announced today that Samsung Electronics has integrated Tessera's OptiML™ Focus... CoWare Signs Definitive Agreement to be Acquired by Synopsys SAN JOSE, Calif.- CoWare, Inc., a leading supplier of Electronic System Design software and services, today announced that it has signed a definitive agreement to...
	VeriSilicon is a fast growing silicon solutions company providing products and services. VeriSilicon specializes in providing expert design services, market leading licensable cores and platforms, industry standard semiconductor IP and scalable ASIC turnkey services across a broad range of application markets, including multimedia, voice and wireless communications. more >>
	UPDATE PROFILE  |  FEEDBACK  |  PASS IT ON  |  REGISTER  |  TERMS OF USE  |  NEWSLETTER ARCHIVE Copyright © 2010 ChipEstimate.com. All rights reserved.