 |
 |
|
|
 |
|
Xilinx Unveils Vivado Design Suite for the Next Decade of 'All-Programmable' Devices
Mike Santarini
Xilinx, Inc. |
|
State-of-the-art EDA technologies and methods underlie a new tool suite that will radically improve design productivity and quality of results, allowing designers to create better systems faster and with fewer chips.
After four years of development and a year of beta testing, Xilinx is making its VivadoTM Design Suite available to customers via its early-access program, ahead of public access this summer. Vivado provides a highly integrated design environment with a completely new generation of system- to IC-level tools, all built on the backbone of a shared scalable data model and a common debug environment.
more >> |
|
|
|
|
 |
|
|
|
|
GLOBALFOUNDRIES - Creating Exceptional Solutions Through True Collaboration. more >>
|
|
|
|
|
 |
|
|
|
|
|
|
|
|
|
 |
|
KW800 14-bit ADC with Programmable Anti-Alias Filter, Clock and Decimation. more >> |
|
 |
|
|
|
 |
|
|
|
|
|
 |
|
|
|
 |
|
|
|
PCIe & USB3 IP Cores
|
|
|
 |
|
|
|
Leader in MEMS Design Tools
|
|
|
 |
|
|
|
GPS+GLONASS+ GALILEO chipset |
|
|
|
 |
|
|
|
Low Power Medical Processor
|
|
|
|
|
|
|
|
 |
|
|
|
Cadence Encounter Digital Technology Provides Netronome with...
Encounter Technology Delivers 29 % Power Reduction on High-Performance 'Green' Network Flow Processor SoCs ...
X-FAB Joins the Interoperable PDK Libraries Alliance and Announces iPDK...
MOUNTAIN VIEW, Calif., May 14, 2012 - The Interoperable PDK Libraries Alliance announced today that X-FAB Silicon Foundries has joined the IPL Alliance, a...
The Importance of Customizable IP Subsystems to be Discussed by...
SANTA CLARA, CA - May 14, 2012 - Steve Roddy, vice president of Marketing, Tensilica, will participate in a panel discussion titled, "Will IP Subsystems...
DSP IP Market Dominated by CEVA with 90% Market Share
CEVA's market share leadership revealed in report by leading research firm The Linley Group; Report also forecasts greater need for programmable DSPs to...
|
|
QML Class V Qualification for Space FPGAs...
Newly Qualified Radiation-tolerant RTAX-S/SL FPGAs Available Now ALISO VIEJO, Calif., May 14, 2012- Microsemi Corporation...
Excellicon Selects Verific Design Automation's...
First-Time DAC Exhibitor Integrated SystemVerilog, VHDL Parsers, RTL Elaborator with Timing Constraint Software ...
TowerJazz Introduces Reference Flow 2.0,...
NEWPORT BEACH, California, May 14, 2012 -TowerJazz, the global specialty foundry leader, today announced the release of the most comprehensive 180nm...
|
|
XcitePI Chip IO Interconnect Model Extraction and Assessment Tool...
Breakthrough technology provides accurate models essential for high-speed system simulations CAMPBELL, Calif. -...
Mentor Graphics Helps eoSemi Solve the Challenge of Silicon Oscillator...
CONGLETON, England - eoSemi and Mentor Graphics today announced that the Pyxis Custom Design environment, Eldo simulator and Calibre tools have been...
The SoC IP conference, held in Shanghai and Beijing will be attended by...
Bangalore, INDIA and Campbell, California, 11th May, 2012:-Cosmic Circuits will be attending the Annual SoCIP conference, held in Shanghai and Beijing in May...
Fast Core Processor Models of MIPS Technologies' New Aptiv Generation...
OVP Fast Processor Models Developed Under MIPS-Verified Program OXFORD, England - May 10, 2012 - Imperas is...
EVE Becomes Member of the Silicon Integration Initiative
SAN JOSE, CA - May 10, 2012 - AT 49th DAC BOOTH #1926 - EVE, the leader in hardware/software co-verification, announced today that it has become a member...
|
|
 |
|
