The C6502 is a fast 8-bit microprocessor IP core that implements the same instruction set as the 65C02 microprocessor, which is an upgraded version
of the popular NMOS-based MOS Technology 6502 8-bit CPU. The C65C02 provides software and hardware interrupts for interfacing external devices.
With sixteen addressing modes, including indirect index and zero page, the C6502 is able to address up to 64KB of external memory with two byte long
instructions. The 8-bit arithmetic-logic unit can operate on signed and unsigned binary numbers as well as binary-coded decimal numbers. The C65C02 core offers two instructions for efficient power management: STP for halt processor and WAI for wait for interrupt instruction.
Category
Portability
Process Node
Type
Maturity
Market Category
QIP Rating
IP Catalog : Digital Core IP : Microcontrollers : CISC
ASIC, FPGA, Structured
all
Soft IP
Please login or register to view this data
Automotive Communications Consumer Electronics Data Processing Industrial and Medical Military/Civil Aerospace Others
This IP is not yet QIP rated.

Evatronix develops digital and mixed-signal Intellectual Property (IP) cores with complementary
The Case for Developing Custom Analog
The contents of this document are owned or controlled by S3 Group and are protected under applicab...
DOWNLOAD