ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

DDR2 IO 2.5V ST with 800Mbps DLL - TSMC 65nm GP

Estimate your chip with this semiconductor IP
ARM
Semiconductor IP Vendor InformationView all semiconductor IP from ARMContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
DDR2 IO 2.5V ST with 800Mbps DLL - TSMC 65nm GP CLN65GP
Provider

ARM

Description

DDR2 IO 2.5V ST with 800Mbps DLL - TSMC 65nm GP

Categories
Portability
ASIC, FPGA
Process Node
65nm/TSMC/CLN65GP
Type
Hard IP
Maturity
Please login or register to view this data
Overview
The ARM® Artisan® DLL (Delay Locked Loop) is the ideal solution for the 90 degree clock delay needed in many source-synchronous, double-data rate systems. The master DLL cell provides a precise 90 degree phase shifted data strobe (DQS/DQSB) to slave DLLs by continuously measuring the period of the memory controllers reference clock and creating an accurate digital code to represent the data shift. This accurate performance is enabled even at low frequencies, allowing low-speed functional testing and reliable data timing down to 10MHz. The robust Artisan DLL is electrically and physically tuned for the TSMC 65nm GP process and uses a 2.5V thick-oxide device for high voltage protection and optimum I/O and core power consumption. The Artisan DLL provides the precision, performance and voltage requirements necessary to implement reliable DDR PHY solutions.
Features
  • Up to 800Mbps (400MHz) DDR2 performance
  • 1.0V Digital supply
  • 1.8V or 2.5V Analog supply
  • 16ps resolution
  • Jitter less than 2% of cycle time for each output
  • Option for individual signal adjustment
  • Calibration time under 66 clock cycles
  • Can be implemented with staggered I/O for area optimization
Deliverables
  • Each ARM product is delivered with a full suite of design views and models that support industry leading design tools. Front End (FE) design and complete (FB) tapeout views can be downloaded from the ARM DesignStart website: http://designstart.arm.com
Market Category
Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from ARM you may be interested in...
IP Name Description
DDR2 IO 2.5V FC with 800Mbps DLL - TSMC 65nm GP CLN65GP DDR2 IO 2.5V FC with 800Mbps DLL - TSMC 65nm GP
DDR2 IO 2.5V FC with 800MHz PLL / 800Mbps DLL - TSMC 65nm GP CLN65GP DDR2 IO 2.5V FC with 800MHz PLL / 800Mbps DLL - TSMC 65nm GP
DDR2 IO 2.5V FC with 800MHz PLL - TSMC 65nm GP CLN65GP DDR2 IO 2.5V FC with 800MHz PLL - TSMC 65nm GP
DDR2 IO 2.5V ST with 800MHz PLL / 800Mbps DLL - TSMC 65nm GP CLN65GP DDR2 IO 2.5V ST with 800MHz PLL / 800Mbps DLL - TSMC 65nm GP
DDR2 IO 2.5V ST with 800MHz PLL - TSMC 65nm GP CLN65GP DDR2 IO 2.5V ST with 800MHz PLL - TSMC 65nm GP CLN65GP
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map