Flexible mid-range 32-bit RISC controller with instruction and data caches and user-defined local memory sizes

Estimate your chip with this semiconductor IP

Tensilica

IP Name

Diamond-212GP

Provider

Tensilica

Description

Flexible mid-range 32-bit RISC controller with instruction and data caches and user-defined local memory sizes

Categories

IP Catalog : Digital Core IP : Microcontrollers : RISC

IP Catalog : Digital Core IP : Processors : RISC

Portability

ASIC, FPGA, Structured

Process Node

45nm/TSMC/GS

Type

Hard IP

Maturity

Please login or register to view this data

Overview

The Diamond 212GP CPU is a high performance, versatile, fully synthesizable 32-bit RISC SOC controller core. Not only is the Diamond 212GP efficient area-wise and power-wise, its local memory architecture provides outstanding flexibility and performance. Users can take advantage of Tensilica's lockable cache and attach any size single-cycle instruction or data SRAM up to 128Kbytes. Since Diamond 212GP target applications are controller related, interrupt options are extremely important. The cores include a non-maskable interrupt for critical system events, and five levels of interrupts consisting of a combination of external, software, and timer interrupts. This eases the development of software interrupt handlers and external interrupt priority hardware design. In addition, DSP hardware support on chip reduces the need to include a separate DSP in the system design. DSP support in the Diamond 212GP consists of a single-cycle 16bitX16bit MAC unit adding four dedicated 32-bit registers and a 40-bit accumulator. Additionally, there is support for zero-overhead looping, clamps (saturating arithmetic), max/min value, normalize, and sign extend.

Features

Flexible memory architecture adaptable to an extremely wide range of applications

8K, 2-way Instruction and Data caches

0-128 Kbyte tightly coupled local instruction RAM and data RAM

15 interrupts with 6 priority levels

Single-cycle 16X16-bit MAC

DSP instructions eliminate need for separate DSP: 16x16 MAC/MUL, Min/Max, Clamps, Sign Extend, NSA

1.3 DMIPS/MHz performance

32-bit input and 32-bit output GPIO pins

On-chip debug decreases time to market

Drops into existing AMBA-based systems

Deliverables

RTL

Full documentation

Eclipse-based tools

Compiler, ISS, debugger, etc.

Market Category

Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others

Datasheet

Please login or register to view this data

Bus Interface

AMBA AHB, PIF

Size

Please login or register to view this data

QIP Rating

This IP is not yet QIP rated.

Customer Testimonial

"We are delighted to be working with Tensilica and integrating their unique and high-quality digital signal processing IP cores into our solutions to enhance the quality of the consumer audio experience. "

Mike Hickey, CEO
Wolfson Microelectronics

View More Testimonials

Related IP from Tensilica you may be interested in...

	IP Name			Description
	Diamond-108Mini			Ultra-low power, cacheless RISC controller with rich interrupt architecture and minimal gate count for lowest silicon costs
	Diamond-232L			Flexible mid-range 32-bit CPU with MMU for Linux OS support, instruction/data caches, and user-defined local memory sizes
	Diamond Standard 106Micro Processor Core			The Diamond 106Micro is a small cache-less 32-bit controller ideal for designers migrating up from 8- or 16-bit controllers
	Diamond-388VDO			Low-power, multi-standard video engine with H.264 main profile, VC-1/WMV9, MPEG-4 and MPEG-2 decode and MPEG-4 encode
	HiFi-Audio-Engine			Turnkey 24-bit programmable audio engine with multiple codecs, requiring just 5.7 MHz for entire MP3 decode including VLD