ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Fully-integrated temperature monitor

Estimate your chip with this semiconductor IP
INVIA
Semiconductor IP Vendor InformationView all semiconductor IP from INVIAContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
Temperature Monitor
Provider

INVIA

Description

Fully-integrated temperature monitor

Categories
Portability
ASIC
Process Node
all
Type
Hard IP
Maturity
Please login or register to view this data
Overview
The Temperature Monitor is a fully-integrated mixed-signal IP sensing the die junction temperature (TJ).
Features
  • two active-high alarm signals indicating that TJ < TJ_low and TJ > TJ_high;
  • two trimming methods: accurate method (±1.5°C) at target temperatures and an ambient temperature method (±5°C);
  • nominal values of the accurate method: TJ_low_nom=-38.5°C, TJ_high_nom = 123.5°C;
  • nominal values of the ambient temperature method: TJ_low_nom=-35.0°C, TJ_high_nom=120.0°C;
  • typical current consumption smaller than 150 µA;
  • typical standby current lower than 100 nA;
  • wake-up time shorter than 50 µs;
  • power-supply voltage range: nominal core voltage ±10%;
  • junction temperature range: -40°C to 125°C;
  • silicon area smaller than 0.05 mm² in a 65 nm CMOS process.
Deliverables
  • GDSII and layer map files;
  • Library Exchange Format (LEF) file;
  • Circuit Description Language (CDL) netlist;
  • VHDL behavioral model and Liberty timing file (.lib);
  • design specification.
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from INVIA you may be interested in...
IP Name Description
ISO 14443 AFE ISO/IEC 14443 type A/B Analog Front End (AFE) fully compliant with NFC standards
HF/NFC Transceiver HF/NFC transceiver fully compliant with ISO 14443-A, ISO 14443-B, ISO 18092 and ISO 15693 standards
Active Shield Fully-integrated top-metal mesh sensor protecting integrated circuits against tampering attacks
Random Number Generator True Random Number Generator (TRNG) based on a state-of-the-art analog entropy source
Anti Fuse 32-bit OTP anti-fuse memory IP with embedded redundancy mechanism and margin check
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map