ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

I/O & Core Power Pads Along with Power-down Detector

Estimate your chip with this semiconductor IP
Sankalp Semiconductor
Semiconductor IP Vendor InformationView all semiconductor IP from Sankalp SemiconductorContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
SGIO IO T040G-Power Pads
Provider

Sankalp Semiconductor

Description

I/O & Core Power Pads Along with Power-down Detector

Category
Portability
ASIC
Process Node
40nm/TSMC/G
Type
Hard IP
Maturity
Please login or register to view this data
Overview
Power Cells belongs to SGIO IO T065GP, which is Sankalp's General Purpose IO library in 40nm TSMC G process. They consist Core Power, Core Ground, I/O Power, I/O Ground, I/O Power with supply detection & Analog Ground. These cells operates on 2.5 V or 1.8 V I/O supply and 1.0 V or 0.9 V Core supply. ESD & Latchup immunity, Power down detection,
Wire-bond and Flip-chip compatibility are some of the salient features of these cell. Cell dimensions are 25μm x 170μm.
Features
  •  Supports 8-layer (602) or 9-layer (702) metallization with Circuit-Under-Pad (CUP)  Latchup immune upto ±100mA current injection  ESD hardness of 2kV HBM and 500V CDM  Wire-bond and Flip-chip compatible  Operates over temperature range of −40C
Deliverables
  • Specifications  GDSII  LEF file  LVS netlist  Verilog Model  Timing Model  Documentation
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from Sankalp Semiconductor you may be interested in...
IP Name Description
SGIO IO T065GP-THERMAL DIODE THERMAL DIODE
SGIO IO T065GP-XTAL33 CUP 2.5/3.3 V, 40 MHz Crystal Oscillator with Programmable Drive & Limiter Resistor
SGIO IO T065GP-Power Pads I/O & Core Power Pads Along with Power-down Detector
SGIO IO T065GP-LVDS33 TX CUP 3.3 V, 675 MHz LVDS Transmitter
SGIO IO T065GP-LVTTL33 CUP 2.5/3.3 V Bidirectional LVTTL with Programmable Schmitt Trigger, Drive & Pull-Up/Down
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map