I2C Monitor for simulation and formal verification

Estimate your chip with this semiconductor IP

Mentor

IP Name

0-In CheckerWare I2C Monitor

Provider

Mentor

Description

I2C Monitor for simulation and formal verification

Type

Verification IP

Overview

The Mentor Graphics Corporation I2C CheckerWare monitor is used to verify any I2C designs for protocol correctness, and to measure the verification coverage through structural coverage metrics. The I2C monitor contains assertion directives that track all I2C interface protocol rules. The statistics block collects the occurrences of various protocol scenarios on the I2C bus.
This I2C Monitor can be used in simulation (with industry standard simulators) and with the
0-In Formal Verification tools (Search, Confirm, and Prove). With the 0-In Formal Verification tools, the assertion directives in the I2C monitor can be used as Constraints and Goals/Properties-to-prove-or-falsify, when used with the 0-In Formal Verification tools.

Market Category

Others

Datasheet

Please login or register to view this data

QIP Rating

This IP is not yet QIP rated.

Related IP from Mentor you may be interested in...

	IP Name			Description
	0-In CheckerWare PCI Express Monitor			PCI Express monitor for simulation and formal verification
	0-In CheckerWare AMBA AXI Monitor			AMBA AXI Monitor for simulation and formal verification
	0-In CheckerWare SAS Monitor			Serial Attached SCSI (SAS) Monitor for simulation and formal verification
	0-In CheckerWare SATA Monitor			Serial ATA (SATA) Monitor for simulation and formal verification
	0-In CheckerWare DDR SDRAM Monitor			DDR SDRAM Monitor for simulation and formal verification