LDDLL10-13T cell is a delay-locked loop circuit that can generate a lagging 90 degree signal from an incoming reference signal.
Category
Portability
Process Node
Type
Maturity
Market Category
QIP Rating
IP Catalog : Analog & Mixed Signal IP : Clock : DLL
IP Catalog : Off-Chip Interface IP : Embedded I/O Cores : DLL
ASIC
130nm
Hard IP
Please login or register to view this data
Others
This IP is not yet QIP rated.

QualCore Logic Inc. is a privately held, intellectual property (IP) and full-service, mixed-sig
The Case for Developing Custom Analog
The contents of this document are owned or controlled by S3 Group and are protected under applicab...
DOWNLOAD