ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Low Power Multi-Rate SerDes

Estimate your chip with this semiconductor IP
Silicon Creations
Semiconductor IP Vendor InformationView all semiconductor IP from Silicon CreationsContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
Low Power SerDes - Global Foundries 28nm
Provider

Silicon Creations

Description

Low Power Multi-Rate SerDes

Categories
Portability
ASIC, Structured
Process Node
28nm/GLOBALFOUNDRIES/SLP
Type
Hard IP
Maturity
Please login or register to view this data
Overview
Includes all high-speed analog functions for a dual channel serializer and single channel deserializer and is optimized for low power operation at data rates from 584Mbit/s to 2.4Gbit/s. Alternative 10b and 40b input and output datapaths simplify design of link layers created from RTL using regular standard cells and regular synthesis, place and route flows. Excellent supply noise immunity in the CDR and TX PLLs makes the SerDes ideal for use in noisy mixed signal SoC environments.
Features
  • Data rates of 584bit/s to 2.4Gbit/s
  • Compatible with Gigabit Ethernet, SATA1, FibreChannel 1 & 2, and JESD 204A
  • Separate PLLs for Tx and Rx support a single reference clock or separate references from 20MHz to 400MHz
  • Separate Serializer and Deserializer macros simplify assembly of arbitrary single- or multi-lane configurations
  • 40bit datapath for easy SP&R of link layer
  • Flexible driver and receiver circuits compatible with LVDS and CML standards with programmable low power settings
  • Compatible with multiple IO libraries
  • Trimmable on-die termination ensures excellent signal integrity
  • High-speed loop-back path simplifies production testing
  • Low power - SerDes only 6.1mW @ 584Mbit/s
Deliverables
  • GDSII & CDL Netlist (MG Calibre Compatible)
  • Comprehensive datasheet/application note (PDF)
  • Behavioral Verilog Model
  • Liberty timing models (.lib)
  • LEF
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from Silicon Creations you may be interested in...
IP Name Description
SERDES0624CP28SLP Low Power Multi-Rate SerDes
Low Power SerDes - Global Foundries 65nm Low Power Multi-Rate SerDes
Wide Tuning Ultra-Low Jitter Delta Sigma LC PLL Extremely low jitter (<500fs RMS) LC Based Fractional PLL with 2:1 frequency tuning range
Programmable Delta Sigma PLL - TSMC 28nm Low Power, Low Jitter, General Purpose Fractional-N PLL Frequency Synthesizer
Wide Tuning Ultra-Low Jitter Delta Sigma LC PLL Extremely low jitter (<500fs RMS) LC Based Fractional PLL with 2:1 frequency tuning range
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map