ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Home  :  Search IP  :  IP Details

Mutliple Time Programmable NVM for RFID applications 64 --> 1k bits - TSMC 180nm

 Estimate your chip with this semiconductor IP
Synopsys
Semiconductor IP Vendor InformationView all semiconductor IP from SynopsysContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
Mutliple Time Programmable, NVM, 1k bits, TSMC 180nm
Provider

Synopsys
Description

Mutliple Time Programmable NVM for RFID applications 64 --> 1k bits - TSMC 180nm
Categories
Portability
ASIC, FPGA, Structured
Process Node
180nm/TSMC/G
Type
Hard IP
Maturity
Please login or register to view this data
Overview
The DesignWare® AEON/MTP RFID is true multiple time programmable NVM in a standard logic CMOS process with no additional masks or process steps. The RFID architecture is targeted at ultra low power applications, specifically EPC Gen2 passive tags.
Features
  • Logic based multiple time programmable nonvolatile memory with no extra masks or processing steps
  • Temperature range from -40 - 85C
  • Bit count range from 64 bits to 1k bits
  • Up to 10,000 write-erase cycles
  • 10-year data retention
  • Single supply operation
  • Row-column addressable
  • Fully integrated HV and control circuitry
  • Read operation down to 1.0V
Deliverables
  • Front-end views (datasheet, Verilog behavioral model, test bench, .lef)
  • Back-end views (GDSII file, stream-in map, DRC results)
  • Silicon Characterization Report
  • Silicon Qualification Report
  • Recommended Production Test Flow
Market Category
Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
Customer Testimonial

"Developing the [USB] IP internally was never an option for us because it is not our core competency. Compared to other IP vendors we evaluated, Synopsys DesignWare USB 2.0 nanoPHY was 30% lower in area and up to 15% lower in power. It was one of the smallest PHYs we found. "

Laurent Sibony, Director of ASIC Designs
Sequans
 
 
     Related IP from Synopsys you may be interested in...
IP Name Description
Few Time Programmable, NVM, 16k bits, SMIC 180nm Few Time Programmable NVM 1k --> 16k bits - SMIC 180nm
Few Time Programmable, NVM, 16k bits, TSMC 130nm Few Time Programmable NVM 1k --> 16k bits - TSMC 130nm
Few Time Programmable, NVM, 16k bits, TSMC 180nm Few Time Programmable NVM 1k --> 16k bits - TSMC 180nm
Few Time Programmable, NVM, 16k bits, TSMC 65nm Few Time Programmable NVM 1k --> 16k bits - TSMC 65nm
Few Time Programmable, NVM, 16k bits, TSMC 90nm Few Time Programmable NVM 1k --> 16k bits - TSMC 90nm
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
 SilTerra
SMIC
TSMC
 Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map