ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

PCI Verification IP in System Verilog (OVM/VMM) & Verilog

Estimate your chip with this semiconductor IP
nSys Design Systems
Semiconductor IP Vendor InformationView all semiconductor IP from nSys Design SystemsContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
PCI_nVS
Provider

nSys Design Systems

Description

PCI Verification IP in System Verilog (OVM/VMM) & Verilog

Type
Verification IP
Overview
The nVS for PCI is a comprehensive Verification IP solution for pre-silicon functional verification of PCI designs. The nVS allows design & verification engineers to quickly & extensively test the entire functionality of their PCI compliant designs.

Availability of Test Suites enables the designers to focus on features unique to their design. The nVS leverages advanced verification techniques in creating a versatile testbench environment.
Features
  • Compliant to PCI 2.3 specification
  • Supports 32/64 bit address data
  • Supports back to back cycles
  • Provides error injection with a wide variety of error types
  • Scalable architecture for use as a standalone test environment or embedding in an SoC environment
  • On-the-fly protocol and data checking
  • Support for multiple instantiations to create complex verification environment
  • Consistency of interface, installation, operation & documentation across nVS family
  • Generates all types of PCI transactions as a Master
  • Supports memoery modeling of all memory spaces (configuration/IO/Memory)
Deliverables
  • Validated PCI Verification Suite: BFM, Monitor, Checker
  • Test suites in source code
  • User manual and application notes
Market Category
Data Processing
Datasheet
Please login or register to view this data
Bus Interface
PCI
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from nSys Design Systems you may be interested in...
IP Name Description
PCI-X2.0nVS PCI-X 2.0 Verification IP in SystemVerilog(OVM/VMM) and Verilog
SAS_nVS SAS Verification IP in SystemVerilog(OVM/VMM) and Verilog
USB2.0_nVS USB 2.0 Verification IP in SystemVerilog(OVM/VMM) and Verilog
USB3.0_nVS USB 3.0 nVS in SystemVerilog (UVM/OVM/VMM) & Verilog
PCI_EXPRESS_nVS PCI Express 3.0 Verification IP in native SystemVerilog (UVM/OVM/VMM) & Verilog
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map