The Diamond 106Micro is a small cache-less 32-bit controller ideal for designers migrating up from 8- or 16-bit controllers

Estimate your chip with this semiconductor IP

Tensilica

IP Name

Diamond Standard 106Micro Processor Core

Provider

Tensilica

Description

The Diamond 106Micro is a small cache-less 32-bit controller ideal for designers migrating up from 8- or 16-bit controllers

Categories

IP Catalog : Digital Core IP : Microcontrollers : RISC

IP Catalog : Digital Core IP : Processors : RISC

Portability

ASIC, FPGA, Structured

Process Node

45nm/TSMC/GS

Type

Hard IP

Maturity

Please login or register to view this data

Overview

Although the Diamond 106Micro is extremely small, it employs a 5-stage pipeline so it can easily achieve 250 MHz in 130G process and up to 400 MHz in 90G process technology. By modelessly switching between 24- and 16-bit narrow instructions, it achieves a much higher code density than other 32/16-bit architectures. The local, tightly-coupled instruction and data memory on the Diamond Standard 106Micro can be used to store performance-sensitive code and data, for example, to achieve high performance on interrupt handlers.
The Diamond 106Micro has an iterative, multi-cycle (non-pipelined) 32x32 multiplier that greatly enhances performance on arithmetic and DSP code. The processor uses a non-windowed 16-entry AR register file to keep area low and that potentially does better on applications that have very deeply nested function calls, since it never throws an exception. The Diamond Standard 106Micro has a rich interrupt architecture with an integrated interrupt controller with 15 interrupts, and an integrated timer. This simplifies system design since no external hardware needs to be added for these functions.

Features

Cache-less processor with memory protection unit

Dhryston MIPS: 1.22 DMIPS/MHz

5-stage pipeline

Integrated interrupt controller with 15 interrupts at 2 priority levels

Integrated timer

On-chip debugging hardware

Embedded trace support

AHB-lite and AXI bridges

Achieves high frequency: 400 MHz in 90G

Separate instruction and data memory interfaces

Deliverables

RTL

Comprehensive software tool set

Market Category

Communications, Consumer Electronics, Data Processing, Industrial and Medical

Datasheet

Please login or register to view this data

Bus Interface

AHB-lite, AXI, PIF

Size

Please login or register to view this data

QIP Rating

This IP is not yet QIP rated.

Customer Testimonial

"Tensilicas HiFi 2 audio DSP architecture is a widely adopted, advanced DSP core with over 30 voice and audio encoder and decoder software packages readily available. After a thorough technical evaluation of Tensilicas HiFi offering, we found that the Diamond 330HiFi was the right audio DSP for Samsung and will be a key DSP in our IP portfolio for years to come. "

G. S. Han, Vice President of Samsung Electronics
System LSI Division

View More Testimonials

Related IP from Tensilica you may be interested in...

	IP Name			Description
	Diamond-108Mini			Ultra-low power, cacheless RISC controller with rich interrupt architecture and minimal gate count for lowest silicon costs
	Diamond-212GP			Flexible mid-range 32-bit RISC controller with instruction and data caches and user-defined local memory sizes
	Diamond-232L			Flexible mid-range 32-bit CPU with MMU for Linux OS support, instruction/data caches, and user-defined local memory sizes
	Diamond-388VDO			Low-power, multi-standard video engine with H.264 main profile, VC-1/WMV9, MPEG-4 and MPEG-2 decode and MPEG-4 encode
	HiFi-Audio-Engine			Turnkey 24-bit programmable audio engine with multiple codecs, requiring just 5.7 MHz for entire MP3 decode including VLD