ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

VeriSilicon CHRT 0.13μm 1.2V/2.5V DUPIO_01 Library

Estimate your chip with this semiconductor IP
VeriSilicon
Semiconductor IP Vendor InformationView all semiconductor IP from VeriSiliconContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
C13V25_DUPIO_01
Provider

VeriSilicon

Description

VeriSilicon CHRT 0.13μm 1.2V/2.5V DUPIO_01 Library

Category
Portability
ASIC
Process Node
130nm/GLOBALFOUNDRIES
Type
Hard IP
Maturity
Please login or register to view this data
Overview
VeriSilicon CHRT 0.13?m 1.2V/2.5V DUP I/O Cell Library developed by VeriSilicon is optimized for Chartered Semiconductor Manufacturing (CHRT) 0.13?m Logic 1P8M Salicide 1.2/2.5V process. This library supports Device Under Pad (DUP). This library includes analog I/O cell part and digital I/O cell part, and the digital I/O cells can take 3.3V tolerance and work with configurable and variable driving strength between 2mA - 24mA. This library supports Inline I/O pad.
Features
  • CHRT 0.13um Logic 1P8M Salicide 1.2V/2.5V process
  • Low area and low cost design using DUP technique
  • 1.2V core power, 2.5V IO, digital IO supports 3.3V tolerance
  • This library includes analog I/O cell part
  • Configurable output driving capability with different slew rate
  • Supports configurable pull up and pull down resistor
  • Supports both CMOS input and Schmitt input with LVTTL compatible
  • Provides 2Mhz ~ 27Mhz OSC IO cell
  • Suitable for six, seven, or eight metal layers of physical design
  • Competitive pad pitch and height
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from VeriSilicon you may be interested in...
IP Name Description
S13V25_ANALOGIO_05 SMIC 0.13um 1.2V/2.5V ANALOGIO_05 IO Library
SMIC18_PCIX_02 SMIC 0.18um PCI-X IO
SMIC15LV-MC SMIC 0.15um LV Single-Port/Dual-Port SRAM Compiler
SMIC15LV-IO SMIC 0.15um LV IO Library
S13HS_HSTL_01 SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map