The XPS BRAM Interface Controller is a Xilinx IP module that incorporates a PLB V4.6 (Processor Local Bus) interface. This controller is designed to be byte accessible. Any access size (in bytes) up to the parameterized data width of the BRAM is permitted. The XPS BRAM Interface Controller is the interface between the PLBV46 and the bram_block peripheral.
Category
Portability
Process Node
Type
Maturity
Market Category
QIP Rating
FPGA
Soft IP
Please login or register to view this data
Automotive Communications Consumer Electronics Data Processing Industrial and Medical Military/Civil Aerospace Others
This IP is not yet QIP rated.

Xilinx is the world's leading provider of All Programmable devices, SoCs and 3D ICs. These indu
The Case for Developing Custom Analog
The contents of this document are owned or controlled by S3 Group and are protected under applicab...
DOWNLOAD