ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

KASUMI Cipher Core

Estimate your chip with this semiconductor IP
Elliptic Technologies
Semiconductor IP Vendor InformationView all semiconductor IP from Elliptic TechnologiesContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
CLP-38 KASUMI Cipher Core
Provider

Elliptic Technologies

Description

KASUMI Cipher Core

Categories
Portability
ASIC, FPGA, Structured
Process Node
all
Type
Soft IP
Maturity
Please login or register to view this data
Overview
The CLP-38 core implements the KASUMI cipher. The KASUMI cipher is specified in the SAGE/ETSI document "Specification of the 3GPP TS 35.202 V7.0.0 (2007-06)". The algorithm implements a block cipher that produces a 64-bit output from a 64-bit input using a 128-bit key. The standard requires both a confidentiality algorithm known as f8 and an integrity algorithm known as f9 - both can be implemented in the CLP-38.
Features
  • • KASUMI cipher for 3GPP
  • o Supports both the confidentiality (f8) and Integrity (f9) modes
  • o Supports GSM A5/3, ECSD A5/3 and GSM GEA3 keystream generation
  • • Maximum clock frequency: 200 MHz in 0.13 micron
  • o 800 Mbps throughput
  • • Flow-through architecture
  • o Ingress and egress FIFO depth configurable at build time
  • • Hardware key expansion logic
  • • Key size – 128 bits
  • • 25K ASIC gates
Deliverables
  • HDL Source Licenses:
  • • Verilog HDL
  • • Testbench
  • • Sample synthesis script
  • • Documentation
Market Category
Communications, Consumer Electronics, Others
Datasheet
Please login or register to view this data
Gate Count
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from Elliptic Technologies you may be interested in...
IP Name Description
CLP-19 Ultra-high throughput DES-3DES cipher
CLP-20 High throughput AES-CCM cipher
CLP-11 Tiny AES Core
CLP-02 DES / 3DES Core
CLP-04 ARC4 / RC4 Encryptor and Decryptor
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map