ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Home  :  TSMC IP Portal  :  Search IP

Gigabit Ethernet Media Access Controller Lite

 Estimate your chip with this semiconductor IP
Evatronix
Semiconductor IP Vendor InformationView all semiconductor IP from EvatronixContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
MAC-1G-L Gigabit Ethernet Media Access Controller
Provider

Evatronix
Description

Gigabit Ethernet Media Access Controller Lite
Category
Portability
ASIC, FPGA, Structured
Process Node
130nm/TSMC
Type
Soft IP
Maturity
Please login or register to view this data
Overview
The MAC-1G-L implements a lean, gigabit-speed LAN controller using the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) algorithms defined by the IEEE 802.3 standard for media access control over Ethernet. The core uses a standard Gigabit Media Independent Interface (GMII). It provides full-duplex operation for 10/100/1000 Mbit/s transmission modes and, if desired, half-duplex operation for 10/100 Mbit/s modes. Configurable features allow tailoring the data interface bus width (8-, 16-,32 or 64-bit) as well as the transmit and receive FIFO sizes (64B to 64kB). The MAC-1G-L is designed for easy reuse in ASICs and FPGAs. The design is strictly synchronous with positive-edge clocking, no internal tri-states and with a synchronous reset. Therefore scan insertion is straightforward.
Features
  • Network interface features
  • Data link layer functionality
  • Flexible address filtering
  • Transmit/Receive dual port RAM interfaces:
  • Operate as internal configurable FIFOs
  • Programmable threshold levels
  • „Store and forward
  • Optional flow control functionality
  • Optional statistical counters
Deliverables
  • VHDL or Verilog source code for the MAC-1G-L
  • Synthesis support (Synopsys® and Cadence®) with a complete set of synthesis scripts
  • Simulation support (Mentor Graphics®, Cadence®) set of scripts and macros
  • Example chip of MAC-1G-L
  • Complete documentation, Design support including consulting
Market Category
Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Bus Interface
native (FIFO interface)
Gate Count
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
Customer Testimonial

"Fujitsu Telecommunications Europe was recently presented with a major product re-design issue that required a significant number of its design and development processes to be fast-tracked against a very aggressive timeframe. We engaged with Evatronix to assist us in this endeavour and were highly impressed with the responsiveness, quality of work and professionalism of the company. We would quite happily work with Evatronix in the future. "

Mark Hanvey, Director of Procurement
Fujitsu Telecommunications Europe Ltd
 
 
     Related IP from Evatronix you may be interested in...
IP Name Description
MAC Ethernet Media Access Controller Fast Ethernet MAC Controller
MAC-L Ethernet Media Access Controller Lite Fast Ethernet MAC Controller
MAC-PCI Gigabit/Fast Ethernet MAC-PCI Host Combo IP
MAC-1G Gigabit Ethernet Media Access Controller Gigabit Ethernet Media Access Controller
MAC-1G PCS Gigabit Ethernet MAC Controller Physical Coding Sublayer
 
 

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map