ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Video Display Controller

Estimate your chip with this semiconductor IP
Evatronix
Semiconductor IP Vendor InformationView all semiconductor IP from EvatronixContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
TV-OUT CTRL Video Display Controller
Provider

Evatronix

Description

Video Display Controller

Category
Portability
ASIC, FPGA, Structured
Process Node
all
Type
Soft IP
Maturity
Please login or register to view this data
Overview
The TVOUT-CTRL is a synthesizable core which implements a video display controller compatible with the ITU-R BT.601/BT.656 recommendation
(formerly CCIR-601 and CCIR-656). The Video DAC interface of the controller is compatible with Analog Devices® ADV7174/79 video encoder chip or a similar PAL or NTSC video encoder device. The TVOUT-CTRL accepts three different input formats and produces 4:2:2 YCbCr pixel data. It generates all of the required control signals: horizontal synchronization (HSYNC), vertical synchronization (VSYNC) and video blanking (BLANK).
Features
  • TVOUT-CTRL core meets the ITU-R BT601/BT656 recommendation (without SAV and EAV features)
  • AMBA® AHB system bus interface
  • Dedicated unidirectional DMA controller with burst transaction support
  • Configurable internal FIFO
  • PAL or NTSC video signal generation
  • Integrated test mode - core generates color bar without any AHB bus transactions
  • Integrated with AMBA bus: AMBA AHB slave unit to interface with the host controller; AMBA AHB master unit to interface with the host memory
  • Accepts three display data input formats: RBG 24 bit / pixel; RBG 15 bit / pixel; 4:2:2 YUV ( YCrCb)
  • Produces YCrCb 4:2:2, 8- bit pararell output format
  • Power Save Mode
Deliverables
  • Verilog RTL source code
  • Synthesis support for Synopsys® tools with a set of synthesis scripts
  • Simulation support for Mentor Graphics® and Cadence® tools with a set of scripts and macros
  • Extensive Verilog Test Bench
  • Additional documentation, 30 days of technical support, 90 days of warranty against defects
Market Category
Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Bus Interface
AMBA® AHB
Gate Count
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
Customer Testimonial

"Fujitsu Telecommunications Europe was recently presented with a major product re-design issue that required a significant number of its design and development processes to be fast-tracked against a very aggressive timeframe. We engaged with Evatronix to assist us in this endeavour and were highly impressed with the responsiveness, quality of work and professionalism of the company. We would quite happily work with Evatronix in the future. "

Mark Hanvey, Director of Procurement
Fujitsu Telecommunications Europe Ltd

 
 
     Related IP from Evatronix you may be interested in...
IP Name Description
DISPLAY-CTRL- High Resolution Display Controller Ultra High Resolution Display Controller
DISPLAY-CTRL-4K 4K Digital Cinema Display Controller for HDMI, DVI and DisplayPort transmitters
JPEG2000-4K JPEG 2000 Image Encoder for DCI 4K and 3D Real-time Applications
JPEG2000-2K JPEG 2000-compatible Image Encoder for HDTV and DCI 2K applications
PANTA DP20 Ultra HD / 3D Full HD Display Processor
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map