This high performance Viterbi Decoder IP Core is intended for use as a constituent part of DVB-T/H receivers and can be targeted in any ASIC or FPGA technologies. The Decoder is used for decoding convolutionally encoded data with generator polynomials G0=133 and G1=171 and constrained length 7.