Cadence Security IP for HASH: Hashing Algorithm Generator SHA-1 and MD-5

Estimate your chip with this semiconductor IP

Cadence

IP Name

HASH: Hashing Algorithm Generator SHA-1 and MD-5

Provider

Cadence

Description

Cadence Security IP for HASH: Hashing Algorithm Generator SHA-1 and MD-5

Category

IP Catalog : Digital Core IP : Security : Other

Portability

ASIC, FPGA, Structured

Process Node

all

Type

Soft IP

Maturity

Please login or register to view this data

Overview

The Hashing Core has the ability to implement two hashing algorithms: SHA-1 and MD5. Both are used for Internet applications with SHA-1 being the official NIST standard for a data hashing algorithm. These algorithms compute a condensed representation (or hash) of a message and are used to ensure data validity. A hash of a message is similar to a CRC calculation, but has the additional property of bit collision resistance.

Features

Validated by NIST as conforming to the FIPS 180-1, Secure Hash Standard

Implements the Secure Hashing Algorithm (SHA-1) as defined in FIPS 180-1

Implements the Message Digest Algorithm No. 5 (MD5) as defined in RFC 1321

Suitable for HMAC generation including IPSec protocol

Suitable for use in a Digital Signature Standard (DSS) random number generator

Configurable to support SHA-1, MD5 or both algorithms

Fully synchronous streaming bus interface

66 MHz operation at 0.13mm with 474 Mbps SHA-1 throughput and 590 Mbps MD5 throughput

Deliverables

Synthesizable Verilog RTL

Cadence synthesis scripts with SDC constraints

Verilog testbench

Hashing Core User's Guide

T-CS-EN-0003-100

Market Category

Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others

Datasheet

Please login or register to view this data

Gate Count

Please login or register to view this data

QIP Rating

This IP is not yet QIP rated.

Customer Testimonial

"Cadence® USB 3.0 verification IP has enabled us to thoroughly verify that our designs comply with the USB 3.0 specification, and this new SSIC product demonstrates the company’s commitment to supporting engineers working with this key protocol. By supporting all popular verification methodologies and simulators, the Cadence VIP has enabled GUC to support our diverse customer base with high-quality SoC and IP verification coverage. "

James Cheng, Senior Vice President
Global Unichip

View More Testimonials

Related IP from Cadence you may be interested in...

	IP Name			Description
	AES (High performance version)			Cadence Security IP for AES (High performance version)
	RNG: ANSI X9-17 Pseudo Random Number Generator			Cadence Security IP for RNG: ANSI X9-17 Pseudo Random Number Generator
	TDES: Triple DES			Cadence Security IP for TDES: Triple DES
	TDES_CP: Triple DES Co-processor			Cadence Security IP for TDES_CP: Triple DES Co-processor
	CODEC Interface (CODEC) (OAK interface)			Cadence Peripheral IP for CODEC Interface (CODEC) (OAK interface)