ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

OTP/eMTP: Very low power 64 Kbit NVM in 180nm Standard Logic CMOS process

Estimate your chip with this semiconductor IP
Sidense
Semiconductor IP Vendor InformationView all semiconductor IP from SidenseContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
SLP_TSMC180G33_4Kx16_CM16S_AE
Provider

Sidense

Description

OTP/eMTP: Very low power 64 Kbit NVM in 180nm Standard Logic CMOS process

Categories
Portability
ASIC, Structured
Process Node
180nm/TSMC/G
Type
Hard IP
Maturity
Please login or register to view this data
Overview
OTP (One-Time Programmable) or eMTP (Emulated Multiple-Time Programmable, very low power memory IP available in a standard logic CMOS process requiring no additional masks or process steps. SLP non-volatile memory (NVM) IP is available in a wide range of configurations for a broad range of low-power, cost-sensitive applications including flash, ROM and eFuse replacement, encryption and security keys, IDs, RFID, code storage, digital rights management (including HDMI) and analog trimming.
Features
  • No Additional Masks or Process Steps
  • Very Secure & Reliable
  • Low Voltage Operation
  • Access Time Down to 50ns (30ns in differential mode)
  • Secure Program Lock Function
  • >20 Years Retention
  • Programmable on Tester, at Wafer Probe or in the Field
  • Very Low Power - up to 80% Less than Competitive OTP Products
  • Very Small Area
  • Wide I/O Width: 8 to 128 Bits
Deliverables
  • GDS Database
  • Verilog Models
  • .lib files
  • Full Data Sheet
  • Application notes
Market Category
Automotive, Communications, Consumer Electronics, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Bus Interface
Serial/Parallel
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
Customer Testimonial

"Optimizing the very high efficiency of our power amplifier ICs requires that every component used on the chips exhibits very low power dissipation. Sidense’s OTP macros combine very low power, a small footprint and ease of programming, which helped Audium develop the most efficient audio power amplifier over normal listening levels in the industry. "

Huw Davies, Chief Commercial Officer
Audium

 
 
     Related IP from Sidense you may be interested in...
IP Name Description
HDCP-Keys-NVM-130nm-G-TSMC OTP/eMTP NVM for HDCP Key Storage in HDMI and DVI interfaces
HDCP-Keys-NVM-90nm-G-TSMC NVM for HDCP Key Storage in HDMI and DVI Interfaces (OTP)
NVM-512Kbit-65nm-GP-TSMC OTP/eMTP 512 Kbit NVM in 65nm Standard Logic CMOS process
NVM-512Kbit-65nm-LP-TSMC OTP/eMTP: 512 Kbit NVM in 65nm Standard Logic CMOS process
NVM-64Kbit-90nm-G-TSMC 64 Kbit NVM in 90nm Standard Logic CMOS process OTP/eMTP
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map