ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Security Protocol Accelerator - LTE

Estimate your chip with this semiconductor IP
Elliptic Technologies
Semiconductor IP Vendor InformationView all semiconductor IP from Elliptic TechnologiesContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
CLP-620 SPAcc-LTE
Provider

Elliptic Technologies

Description

Security Protocol Accelerator - LTE

Categories
Portability
ASIC, FPGA, Structured
Process Node
all
Type
Soft IP
Maturity
Please login or register to view this data
Overview
The SPAcc-LTE is a proven, high-performance, cost-efficient Security Protocol Accelerator targeted at the 3rd Generation (3G) and 4th Generation (4G) wireless broadband 3GPP/LTE/LTE-Advanced technologies.
The SPAcc-LTE is highly configurable and it allows Elliptic's customers to tailor their designs to address the complex security requirements for mobile networks, platforms and devices.
Features
  • Highly configurable security accelerator for 3G/3G LTE/LTE-Advanced Technologies
  • Supports AES, SNOW 3G, ZUC and KASUMI based crypto algorithms
  • Built-in scatter/gather DMA capability offloads system CPU
  • Optimal bus utilization
  • Increased throughput with combined hash and cipher operations
  • IV import feature - permits DMA of IV with associated payload
  • Reduced system processor loading with programmable interrupt coalescence
  • Dual-clock domain capability to run interface and crypto content in different clock domains
  • ARM TrustZone support
  • Configurable 32- or 64-bit bus interfaces (AMBA AXI/AHB)
Deliverables
  • Verilog HDL
  • Testbench
  • Sample synthesis script and constraints
  • Sample simulation script
  • Documentation
Market Category
Communications
Datasheet
Please login or register to view this data
Bus Interface
AMBA AXI/AHB
Gate Count
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from Elliptic Technologies you may be interested in...
IP Name Description
CLP-411: ZUC Look Aside Core 3GPP/LTE/LTE-A ZUC Look Aside Core
CLP-17 Elliptic Curve Point Multiplier Core - configurable
CLP-100 Flow-Through Hash Core
CLP-19 Ultra-high throughput DES-3DES cipher
CLP-20 High throughput AES-CCM cipher
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map