ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

True Random Number Generator

Estimate your chip with this semiconductor IP
Posedge Inc.
Semiconductor IP Vendor InformationView all semiconductor IP from Posedge Inc.Contact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
PE-TRNG True Random Number Generator
Provider

Posedge Inc.

Description

True Random Number Generator

Categories
Portability
ASIC, FPGA
Process Node
all
Type
Soft IP
Maturity
Please login or register to view this data
Overview
Posedge True Random Number Generator (PE-TRNG) core implements a cryptographically secure thermal based, true-random number generator. Posedge comprehensive suite of cryptographic IP cores, provide the essential cryptographic grade random numbers for use in key generation, key exchange in communication applications.
The core is a fully synchronous, and uses an external 256-bit entropy seed to generate 16 bytes (128 bits) of random data at a time. The design is available in both source and netlist form.

The PE-TRNG works in conjunction with PE-PRNG, which is an LFSR design for Pseudo Random number generation. The PE-TRNG output can be loaded as initial vector in the PE-PRNG. The polynomial used
for PE-PRNG is programmable and the random number width can be up to 128 bits. Random number generators are required to generate public/private key pairs for asymmetric (public key) algorithms
including RSA, DSA, and Diffie-Hellman. Keys for symmetric and hybrid cryptosystems are also generated using algorithms like DSA.
The true random number generator uses a non deterministic source to produce randomness. It provides randomness based on thermal noise, which is an unpredictable natural processes. The design does not have any analog components and can be easily targeted to different technologies easily.

The PE-TRND is compliant with NIST SP800-22 and FIPS 140-1 randomness tests in commercial customer silicon.

Benefits:
1.Thermal Based True Random Number Generator.
2.Corrector to correct Bias .
3.Works in Conjunction with Posedge L2, L3, L4 security solutions.
4.LFSR based Pseudo random Number Generator.
5.Cryptographic-grade random data .
6.Design does not have any analog components and can be easily targeted to various technologies.
Features
  • Generates cryptographically secure true-random numbers
  • Provides security strength of 128,192 and 256 bits
  • Initializes using non-linear oscillators
  • Incorporates oscillator noise for continuous entropy injection
  • Works in conjunction with a pseudo random number generator
  • High performance random number generator that generates at a rate of 50 Mbps.
  • Built in Corrector for bias.
  • AHB/AXI system interface
  • Simple CSR Interface to read the random numbers
  • Programmable polynomial for Pseudo random number generator
Deliverables
  • Fully Synthesizable Verilog RTL
  • Testbenches (Self checking) and Testcases
  • ASIC Synthesis Scripts
  • FPGA Synthesis Scripts
  • Documentation
Market Category
Communications, Consumer Electronics
Datasheet
Please login or register to view this data
Bus Interface
AMBA AXIAMBA AHB
Protocols
AMBA 4.0 AHB
AMBA 4.0 APB
AMBA 4.0 ASB
AMBA 4.0 ATB
AMBA 4.0 AXI
Ethernet
PCIe
Gate Count
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from Posedge Inc. you may be interested in...
IP Name Description
Posedge SDIOD3.0 SDIO 3.0 Device Controller
PE-SUBSYS-1.1 - Proc. Indep. AXI/AHB-APB subsystem Processor independent AXI/AHB/APB Platform with flexible/configurable bus structure and peripherals
SD3.01/SDIO3.0/eMMC4.5 Host Controller SD3.01/SDIO3.0/eMMC4.51 Host Controller
SD 3.0 Host controller SD 3.0 Host controller
Posedge SD 3.0 Device Memory Controller SD 3.0 Device Controller
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map