ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

USB 1.1, 2.0 and On-the-Go Host

Estimate your chip with this semiconductor IP
Synopsys
Semiconductor IP Vendor InformationView all semiconductor IP from SynopsysContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
VIP, USB 1.1, OTG Host
Provider

Synopsys

Description

USB 1.1, 2.0 and On-the-Go Host

Type
Verification IP
Protocols
USB2.0
Design Category
Bus: On Chip
Maturity Status
Available on Request
Overview
The DesignWare® USB On-The-Go (OTG) Verification IP provides a quick and efficient way to verify USB-based SoC designs for USB 1.1, USB 2.0, USB OTG, USB Transceiver MacroCell Interface (UTMI) or USB OTG Transceiver MacroCell Interface Plus (UTMI+). USB OTG offers the flexibility of configuring the model as a host or a dual role device. The model can be operated at high-speed (480Mbits/sec), full-speed (12Mbits/sec), or low-speed (1.5Mbits/sec) data transfer rates. The powerful bus functional capability generates transactions from simple high-level commands embedded in the testbench. As users quickly develop tests that generate and respond to bus activity, they can depend on the USB monitor to verify bus compliance of the DUT. When used as a device, the model can be configured as a standard USB 2.0 device or as a USB OTG device with support for Session Request Protocol (SRP) and Host Negotiation Protocol (HNP) compliance checking. This model, when combined with DesignWare® USB On-The-Go Core IP, provides a complete USB-based subsystem solution. The Verification IP is available in the DesignWare Library and DesignWare Verification Library.
Features
  • Compliant with: USB 1.1, USB 2.0, USB OTG
  • Supports UTMI and UTMI+ specification
  • NTB, RVM, VMM and functional coverage support
  • TesSystemVerilog, Vera®, Verilog, VHDL, and CSRP and HNP compliance checkingtbench neutral
  • Operates at high, full or low speed
  • Protocol checking and transaction logging
  • Programmable monitor interrupts
  • Programmable error injection and detection
  • Includes protocol-based scenario generation
Market Category
Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
Customer Testimonial

"Developing the [USB] IP internally was never an option for us because it is not our core competency. Compared to other IP vendors we evaluated, Synopsys DesignWare USB 2.0 nanoPHY was 30% lower in area and up to 15% lower in power. It was one of the smallest PHYs we found. "

Laurent Sibony, Director of ASIC Designs
Sequans

 
 
     Related IP from Synopsys you may be interested in...
IP Name Description
VIP, USB 1.1, OTG Device USB 1.1, 2.0 and On-the-Go Device
VIP, Serial ATA Gen I, SATA 6Gbps Monitor Serial ATA Gen I (1.5 Gbps) Gen II (3.0 Gbps) and SATA 6Gbps Monitor
VIP, Serial ATA Gen I, SATA 6Gbps Device Serial ATA Gen I (1.5 Gbps) Gen II (3.0 Gbps) and SATA 6Gbps Device
VIP, PCI, X-Slave PCI / PCI-X Slave
VIP, PCI, X-Monitor PCI / PCI-X Monitor
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map