ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Ethernet MAC - 10Gb/s

Estimate your chip with this semiconductor IP
Innovative Logic
Semiconductor IP Vendor InformationView all semiconductor IP from Innovative LogicContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
Ethernet 10 - Gigabit
Provider

Innovative Logic

Description

Ethernet MAC - 10Gb/s

Category
Portability
ASIC, FPGA
Process Node
all
Type
Soft IP
Maturity
Please login or register to view this data
Overview
A-XGMAC provides a 10-Gbps Ethernet Media Access
Controller (MAC) for incorporation in a customer's own ASIC or FPGA-based design. The A-XGMAC module performs the packet transmission and reception protocol as described in IEEE 802.3ae. This includes having a MAC control sublayer as defined in 802.3x. The optional SONET OC-192 data rate control in Clause 46 is also implemented.
The A-XGMAC IP core consists of two different versions of the 10-Gig MAC.
The smaller asymmetric (32-bit Transmit data and 64-bit Receive data) data path version which has been optimized for ASIC implementations and the larger symmetric (64-bit Transmit and Receive data paths) data path version which can be implemented in FPGA-based devices.
Features
  • Silicon proven 10-Gigabit Ethernet solution since 2002 in over 6 different processes
  • Block based
  • Provided as reusable technology independent Verilog source code
  • Low gate count asymmetric (32-bit Transmit data and 64-bit Receive data) data path option or traditional symmetric (64-bit Transmit and Receive data paths) data path version
  • Support provided for XGMII, XGXS (XAUI), and XSBI interfaces
  • User configurable Transmit and Receive FIFOs (optional)
  • Support for complete, FPGA based, layer 2 subsystem
Deliverables
  • Synthesizable Verilog RTL source code
  • Functional test bench
  • Modular level documentation
  • Synopsis constraint files for synthesis scripts
  • Annual Support and Maintenance service available after initial support period expires
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Bus Interface
Support provided for XGMII, XGXS (XAUI), and XSBI interfaces
Gate Count
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from Innovative Logic you may be interested in...
IP Name Description
Ethernet 10/100 Platform Ethernet MAC - 10/100 Mbps
Ethernet 10/100/1000 Platform Ethernet MAC - 10/100/1G Mbps
USB 3.0 Superspeed Device Controller USB 3.0 SuperSpeed Device Controller compliant with USB3.0 spec1.0 and AMBA AXI interface
WUSB Device Controller Wireless USB Device Controller compilant to spec 1.0 supporting all four transfer types
UWB MAC Controller UWB MAC is compliant with ECMA 368 standard with capability to interface with many protocols like ethernet, Wireless USB, Blue t
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map