HDH PIF 32000 - The Verification IP for the Tensilica Processor Interface (PIF)®

Estimate your chip with this semiconductor IP

HDL Design House

IP Name

Solution for the verification of PIF-based systems

Provider

HDL Design House

Description

HDH PIF 32000 - The Verification IP for the Tensilica Processor Interface (PIF)®

Type

Verification IP

Supported Language

e, SystemVerilog

Protocols

MIPI PIF

Design Category

Peripherals: Mobile

Maturity Status

Pre-Release

Overview

The VIP for PIF supports the e/Specman hardware verification language and the e Reuse Methodology (eRM). The eRM defines a coverage driven methodology for using a constrained random environment. The Master and Slave VIP can be configured to represent any PIF-based master or slave component. The protocol monitors provide debug information, protocol violation notification and protocol coverage metrics. In addition the monitor includes performance monitoring capabilities enabling designers to accurately measure the bandwidth and latency of the subsystem.
PIF eVC is the complete solution for the verification of PIFbased systems. It has a complete built-in set of predefined coverage items and protocol checkers that are fully compliant with PIF protocol. Most of possible PIF scenarios are defined trought predefined sequences. PIF eVC can be used verification environments both at module, subsystem
and system level.

Features

• Configurable as Master or Slave

•Configurable as passive or active

•Slave can be configures as RAM

•Multiple requests are supported

•Out of order responses are fully supported

•Built-in set of coverage items

•Protocol checkers fully compliant with PIF protocol

•Database of predefined sequences

•Ability to control response

Deliverables

e Core files with database of predefined sequences

Examples of different configurations of eVC and testbench

Documentation: Comprehensive User Guide

Online Support Service: Fast bug fixing, general problem solving and direct interaction with product's development team

Training on demand

Market Category

Communications, Consumer Electronics

Datasheet

Please login or register to view this data

QIP Rating

This IP is not yet QIP rated.

Customer Testimonial

"We are delighted to work with HDL DH in the development of our HDMI digital video solution. Because of their extensive expertise, quality of work, and total commitment to the customer, HDL DH has been selected as Transwitch preferred design and verification contractor, and we look forward to working with them in our future projects. "

Amir Bar-Niv, Vice President of Systems and Applications
TranSwitch Corporation

View More Testimonials

Related IP from HDL Design House you may be interested in...

	IP Name			Description
	UVM Solution for Serial Flash Memories			HSV 900 - reusable verification solution for serial flash memories (such as Spansion S25FL)
	JESD204B PCS IP Core			JESD204B PCS IP Core - HIP 600
	HIP 500			Physical Coding Sublayer (PCS) IP Core
	HIP 2500 - Reed-Solomon decoder			Reed-Solomon decoder
	DSI Host IP Core HIP 3500			DSI Host IP Core - HIP 3500