ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

ONFi 1,2,3 and Toggle 1,2 NAND Flash interface with DLL

Estimate your chip with this semiconductor IP
Cadence
Semiconductor IP Vendor InformationView all semiconductor IP from CadenceContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
NAND Flash PHY
Provider

Cadence

Description

ONFi 1,2,3 and Toggle 1,2 NAND Flash interface with DLL

Categories
Portability
ASIC, FPGA, Structured
Process Node
all
Type
Soft IP
Maturity
Please login or register to view this data
Overview
Cadence's Flash DLL PHY supports 4 different DDR Flash Standards: ONFI 2, ONFI 3, Toggle 1, Toggle 2,In addition the PHY supports a bypass mode to support asynchronous Flash memories including ONFI1. Cadence's DLL DDR PHY is an all-digital solution connecting the DDR I/O pads to the DFI interface of the memory controller including alignment of write data, read data capture, and DQS gating. By using an all-digital DLL-based design, both power and area are kept to a minimum, typically under 4mW per data slice for ONFI 3 mode 7 . For consumer, low-power, wireless, handheld and battery-operated devices, Cadence's DDR DLL PHY is a small, power-efficient PHY design supporting all modes of operation as per ONFi specifaction. The soft PHY gives complete flexibility over process, library, floorplan, I/O pitch, packaging, metal stack-up, routing, and other physical parameters, offering the user total control of the DDR interface implementation. The architecture of Cadence's DLL DDR PHY is a classic DQS-delay architecture with a 10-year history of reliable design-ins. It has been created for ease of implementation and to be highly compatible with EDA tools from multiple vendors. An automated design flow allows RTL to placed gates can be achieved in as little as 4 hours using the advanced synthesis and STA scripts included with the design. It uses a DFI ver. 2 with NAND extensions as an interface.
Features
  • DLL Configured for specific process
  • Per bit skex
  • BIST support
  • Loop Back
  • Soft Macro with all supplied scripts
  • Toggle 1,2 and ONFI 2, 3 Support
  • Controller Interface CFI 2.0 with NVM extensions
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Bus Interface
DFI 2.0 with NVM extensions
Protocols
ONFI 3.0
Gate Count
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
Customer Testimonial

"Cadence® USB 3.0 verification IP has enabled us to thoroughly verify that our designs comply with the USB 3.0 specification, and this new SSIC product demonstrates the company’s commitment to supporting engineers working with this key protocol. By supporting all popular verification methodologies and simulators, the Cadence VIP has enabled GUC to support our diverse customer base with high-quality SoC and IP verification coverage. "

James Cheng, Senior Vice President
Global Unichip

 
 
     Related IP from Cadence you may be interested in...
IP Name Description
AES (High performance version) Cadence Security IP for AES (High performance version)
HASH: Hashing Algorithm Generator SHA-1 and MD-5 Cadence Security IP for HASH: Hashing Algorithm Generator SHA-1 and MD-5
RNG: ANSI X9-17 Pseudo Random Number Generator Cadence Security IP for RNG: ANSI X9-17 Pseudo Random Number Generator
TDES: Triple DES Cadence Security IP for TDES: Triple DES
TDES_CP: Triple DES Co-processor Cadence Security IP for TDES_CP: Triple DES Co-processor
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map