The Catena WAVE transceiver architecture is based on direct conversion for both the transmitter and receiver, which eliminates expensive and external filters. Internal digitally controlled AGC:s provides a low noise, high dynamic range receiver and a transmitter with wide range output power . The baseband filters are calibrated with the internal tuning loop and the filter supports modulation bandwidths between 1.75 – 20 MHz. An internal Crystal Oscillator is implemented to allow the use of a low cost crystal. A clock output buffer is implemented to deliver a reference frequency for the baseband chip or a potential second WAVE transceiver. Two independent data paths are implemented. Each data path includes a fractional N synthesizer and support for two frequency bands. Control of the transceiver is done via a four wire SPI interface or via a five wire JTAG interface. To support fast gain control, RX/TX switching and frequency hopping a high speed parallel interface is supported. An internal auxiliary ADC is implemented for calibration purposes and to serve various external functions like power and temperature measurements.
Dual channel operation with two independent synthesizers.
Two frequency band supported: 715 - 725MHz and 5.18 - 5.93GHz.
Two transmitters and receivers for each frequency band.
Integrated calibration algorithms.
1.5-2.5 V Analog supply with integrated regulators.
Low current consumption.
Development platform with Catena BB processor in FPGA.
0 dBm linear OFDM transmit power.
Low Noise Figure
Data sheet upon request
SoC integration support
Automotive, Communications, Consumer Electronics, Industrial and Medical