Gigabit Ethernet - PCS for Quad-Serial Media Independent Interface (QSGMII PCS)

Estimate your chip with this semiconductor IP

Cadence

IP Name

PCS for Quad-Serial Media Independent Interface (QSGMII PCS)

Provider

Cadence

Description

Gigabit Ethernet - PCS for Quad-Serial Media Independent Interface (QSGMII PCS)

Category

IP Catalog : Digital Core IP : Communications : Wired : Ethernet

Portability

ASIC, FPGA, Structured

Process Node

all

Type

Soft IP

Maturity

Please login or register to view this data

Overview

This block connects between four GMII ports and a 5GHz SerDes. The four data streams are multiplexed over a single serial data stream according to the QSGMII spec. The block is intended for MAC side operation and can detect link status information for each port supplied by the PHY.

Features

Supports a 10- or 20-bit SerDes interface

Features as per QSGMII Specification revision 1.2 published by Cisco Systems

10, 100M and 1G operation

Gigabit operation uses GMII and 10/100M operation uses MII

8b/10b encoding/decoding on transmit/receive data for each lane

Uses transmit buffers for reliable sampling of data from the G/MII interface to the internal clock domain

Supports transport of Low Power Idle indication as described in IEEE 802.3az

Deliverables

Synthesizable Verilog RTL

Verilog testbench and scenarios

Cadence synthesis scripts with SDC constraints

User Guide and programming manual

Market Category

Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others

Datasheet

Please login or register to view this data

Bus Interface

GMII

Protocols

Ethernet

Gate Count

Please login or register to view this data

QIP Rating

This IP is not yet QIP rated.

Customer Testimonial

"Cadence® USB 3.0 verification IP has enabled us to thoroughly verify that our designs comply with the USB 3.0 specification, and this new SSIC product demonstrates the company’s commitment to supporting engineers working with this key protocol. By supporting all popular verification methodologies and simulators, the Cadence VIP has enabled GUC to support our diverse customer base with high-quality SoC and IP verification coverage. "

James Cheng, Senior Vice President
Global Unichip

View More Testimonials

Related IP from Cadence you may be interested in...

	IP Name			Description
	10 Gigabit Ethernet MAC			Ethernet MAC for 10 and 40G operation (XGM) T-CS-ET-0012-100
	10G Base-R PCS Layer			Cadence Design IP 10G Base-R Physical Coding Sublayer (PCSR)
	10 Gigabit Ethernet XAUI/XGXS PCS - 20 -bit (XAUI20)			XAUI/XGXS 10 Gigabit Ethernet Physical Coding Sublayer (XAUI20) T-CS-ET-0024-100
	Gigabit Ethernet MAC (GEM)			Gigabit Ethernet MAC (GEM) T-CS-ET-0005-100
	Ethernet 10/100M MAC MII configuration			Ethernet Media Access Controller 10/100