M-PHY® 2.0 Type 1 for UFS 1.1

Estimate your chip with this semiconductor IP

Arasan Chip Systems

IP Name

Arasan M-PHY for UFS

Provider

Arasan Chip Systems

Description

M-PHY® 2.0 Type 1 for UFS 1.1

Categories

IP Catalog : Analog & Mixed Signal IP : UFS M-PHY

IP Catalog : Analog & Mixed Signal IP : MIPI PHY

IP Catalog : Analog & Mixed Signal IP : PHY

Portability

ASIC

Process Node

all

Type

Hard IP

Maturity

Please login or register to view this data

Overview

Arasan's UFS M-PHY® 2.0 compliant to UFS 1.1 requirements with a a power-efficient solution for the architecture. The UFS MPHY 2.0 consists both analog front end (AFE) and digital front end (DFE), including analog transceivers, high speed PLL, squelch detector, data recovery units, and state-machine contol, all delivered in a single GDSII. The DFE interface to the digital controller core (i.e. UniPro 1.41) is compliant to M-PHY pin configurations for seamless integration to the controller. The AFE is designed to support up to 4 lanes for as fast as 3Gbps (Gear 2) per lane. It also contains the Squelch detector to reduce the power consumption when no incoming data stream is detected.

Features

Compliant to MIPI Alliance Standard for M-PHY specification Version 2.0

Supports high speed data transfer Gear1-A/B and Gear2-A/B with data rates of up to 2915.2 Mbps

Supports MPHY Type-I system

Support for reference clock frequencies of 19.2MHz / 26MHz / 38.4MHz / 52MHz

Reference clock shared between Host and Device, as per UFS specification

Supports PWM singalling for low speed transfer Gear 0 - Gear 7 with a bit rate of up to 576 Mb/s

Supports error detection mechanism for sequence errors and contentions

Supports LS burst, HS burst, STALL, SLEEP, HIBERN8 power saving states

Supports squelch detection

Supports standard PIF (RMMI) interface compliant to MIPI Specification.

Deliverables

User Guide and Integration Guides

GDS-II, CDL netlist for LVS, LVS reports, DRC and Antenna reports

LIB files, LEF.

Scan-inserted netlist for DFT

Verification Environment with behavioral models

Market Category

Communications, Consumer Electronics, Data Processing, Industrial and Medical

Datasheet

Please login or register to view this data

Protocols

MIPI M-PHY
MIPI UniPro
UFS

Size

Please login or register to view this data

QIP Rating

This IP is not yet QIP rated.

Customer Testimonial

"We have licensed multiple IP Cores from Arasan and have been impressed with the quality of the IP and the support structure that facilitates the internalization and integration of the IP into our chips. Their professional approach and the expertise and know how that they bring along makes all the difference. We got on the bus with Arasan. "

Mohamed Ben-Romdhane, Vice President of Engineering
Newport Media

View More Testimonials

Related IP from Arasan Chip Systems you may be interested in...

	IP Name			Description
	Arasan M-PHY for UFS - 2 Lanes			M-PHY® (MPHY) 2.0 Type 1 for UFS 1.1 - 2 Lanes
	ACS UHS-II PHY			SD4.0 UHS-II (UHS2) PHY
	MIPI D-PHY (DPHY)			MIPI D-PHY (DPHY) - Interface macro for CSI-2/DSI
	MIPI M-PHY (MPHY) for LLI			MIPI M-PHY® (MPHY) Type 1 Interface Macro for LLI
	USB 2.0 HSIC PHY IP			USB 2.0 HSIC PHY IP - High Speed Inter-CHIP USB