ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

SHA Engine

Estimate your chip with this semiconductor IP
Open-Silicon
Semiconductor IP Vendor InformationView all semiconductor IP from Open-SiliconContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
SHA Engine
Provider

Open-Silicon

Description

SHA Engine

Category
Portability
ASIC, FPGA
Process Node
all
Type
Soft IP
Maturity
Please login or register to view this data
Overview
The SHA Engine is a dedicated hardware accelerator that calculates the hashing function (or the message digest) for given byte oriented data or message. The HASH-1010 supports both PIO and DMA mode of operation. The HASH-1010 implements the most widely used hashing algorithms SHA-1, SHA-2(256) and MD5 in a single IP core. The support for the multiple modes makes the SHA engine particularly suitable for implementation of internet security protocols, such as IPSec that requires multiple authentication algorithms. The input data is padded according the specific requirement of the hashing algorithm and endian-conversion is performed in the hardware.
Features
  • SHA-1, SHA-2(256) and MD5
  • Compliant to FIPS 180-2 specifications
  • Compliant to MD5 RFC 1321 specifications
  • Message pre-processing, data framing and endian conversion done autonomously as per specification
  • Full Duplex, 2-channel DMA
  • Scatter-gather operations supported
Market Category
Automotive, Communications, Consumer Electronics, Data Processing
Datasheet
Please login or register to view this data
Protocols
AMBA 2.0 AHB
Gate Count
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from Open-Silicon you may be interested in...
IP Name Description
AES Accelerator AES Accelerator
SoC Infrastructure Subsystem SoC Infrastructure Subsystem
Configurable SoC Platform 8051 Configurable SoC Platform 8051
Configurable SoC Platform with 80251 Configurable SoC Platform with 80251
100G MAC 100G Ethernet Media Access Controller
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map