Close X

Filter Your keyword search by content and/or vendor:

IP Categories Tech Talk
Whitepapers ChipEstimate.TV

For IP search, filter by the criteria below:

Node

28nm 32nm 40nm 45nm 55nm 65nm 90nm 130nm 150nm 180nm 250nm 350nm

Foundry

Common Platform SilTerra Tower Global Foundries SMIC UMC IBM TSMC X-FAB

Category

Vendors

Portability

ASIC FPGA Structured

IP Quality

QIP Rated
Close X

1.
Describe the service you need (example: IP, design services, foundry, ASIC), then submit your request.

2.
ChipEstimate.com's concierge service will contact leading suppliers on your behalf.

3.
Suppliers with solutions matching your needs will follow up with you directly.

Email Address Your Name Company

Please describe your needs :

CEVA-Bluetooth 4.0.SM

CEVA-Bluetooth 4.0.SM

Overview:

The CEVA-Bluetooth 4.0 IP provides a flexible, high quality solution for OEM, semiconductor, ASIC, and fabless customers to rapidly design Bluetooth® technology into their ASICs and ASSPs. CEVA-Bluetooth 4.0 IP is available as Single Mode (a.k.a. Bluetooth Smart) and Dual Mode (a.k.a. Bluetooth Smart Ready) IP packages.

The CEVA Bluetooth 4.0.SM (Single Mode) IP consists of Baseband RTL, Controller software stack, Host software stack and common LE Profiles. Designed for low cost peripherals with small die footprint, the software can be optimised through build options for various roles such as Central and Peripheral modes.

With a Bluetooth pedigree reaching back to 1999, and with numerous licensees of our Bluetooth IP for mobile devices, headsets and automotive applications, CEVA would be delighted to introduce you to the CEVA Bluetooth IP portfolio and to show a complete demonstration.

Deliverables

Physical Design scripts - Synopsys synthesis and Primetime

C Source Code for software stacks

Windows-based HC Data Tester tool

Comprehensive documentation and training

Features

Low gate count Baseband with flexible RF Interface

Tightly coupled Host software and Controller software stacks for low memory footprint.

Configurable software stack for Peripheral / Central modes and other options

Provided with common Profiles for LE

Simple API to GATT/GAP within Host software to allow new Profiles to be added

Fully gated clock operation for low power Sleep mode, with either 3.2kHz, 32kHz or 32.768kHz reference

Details

Category

Portability

Process Node

Type

Maturity

Market Category

QIP Rating

IP Catalog : Digital Core IP : Communications : Wireless : Bluetooth

ASIC, Structured

all

Soft IP

Please login or register to view this data

Communications

This IP is not yet QIP rated.

Vendor

CEVA is the world's leading licensor of silicon intellectual property (SIP) DSP Cores and platf

Find the component you need without hours of searching.

View Vendor Profile ›

Testimonials

No testimonials yet

Whitepapers

The Case for Developing Custom Analog

The contents of this document are owned or controlled by S3 Group and are protected under applicab...