ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Home  :  Search IP  :  IP Details

Novobits antifuse OTP 8,12,16,32,64,128,256 bit Register in 28-65nm NVM Memory, standard CMOS as eFuse, Flash/EEPROM Replacement

 Estimate your chip with this semiconductor IP
Novocell Semiconductor
Semiconductor IP Vendor InformationView all semiconductor IP from Novocell SemiconductorContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
Novobits Smartbit antifuse OTP NVM efuse replacemt
Provider

Novocell Semiconductor
Description

Novobits antifuse OTP 8,12,16,32,64,128,256 bit Register in 28-65nm NVM Memory, standard CMOS as eFuse, Flash/EEPROM Replacement
Categories
Portability
ASIC, FPGA, Structured
Process Node
65nm
Type
Hard IP
Maturity
Please login or register to view this data
Overview
Novobits blocks are an area-efficient solution made up of dense 8 bit modular blocks that can meet the smallest of OTP needs with convenience features like 5-14X faster access times, low power sleep mode, low programming current needs, and a 30+ year data storage guarantee. And, since it is based on Novocell's foundational and distinctive Smartbit technology, Novobits programs *dynamically* until ALL bits are programmed during a single programming cycle, eliminating the need for bit redundancy, error correcting circuitry, and additional programming cycles required by other technologies.
Features
  • Access Times <10nsec
  • Parallel IN/Parallel OUT
  • Densest Register OTP
  • 8bit - 256bits, Cascadable
  • Unique Logic DONE Signal indicates programming completion
  • Low Programming Current <15mA
  • 30+ years Data Retention
  • No External Charge Pump Required
  • 100% Reliability (no tail bit failures)
  • No need for wasted space on redundant bit cell inclusion
Deliverables
  • Verilog Model
  • .LIB File
  • .LEF File
  • GDS II File
  • LVS Netlist
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
 
     Related IP from Novocell Semiconductor you may be interested in...
IP Name Description
Novobits:10x Faster, 5x Smaller efuse alternative 180-350nm Novobits antifuse OTP 8,12,16,32,64,128,256 bit Register NVM Memory, fully standard CMOS as eFuse Replacement
OTP-64x16-180nm-NB64x16_180 NovoBytes OTP- 64x16 ROM in 180nm NVM Memory IP, STD CMOS, for Flash/EEPROM Replacement
OTP-16x16-180nm-NB16x16_180 NovoBytes OTP- 16x16 ROM in 180nm NVM Memory IP, STD CMOS, for Flash/EEPROM Replacement
OTP-256x16-180nm-NB256x16_180 NovoBytes OTP- 256x16 ROM in 180nm NVM Memory IP, STD CMOS, for Flash/EEPROM Replacement
OTP-128x32-180nm-NB128x32_180 NovoBytes OTP- 128x32 ROM in 180nm NVM Memory IP, STD CMOS, for Flash/EEPROM Replacement
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
 SilTerra
SMIC
TSMC
 Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map