ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Home  :  Search IP  :  IP Details

Standard cell libraries 65 nm: Dual Voltage Library for cost and power sensitive applications

Estimate your chip with this semiconductor IP
Dolphin Integration
Semiconductor IP Vendor InformationView all semiconductor IP from Dolphin IntegrationContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
SESAME uHD-BTF TSMC 65 nm LP
Provider

Dolphin Integration
Description

Standard cell libraries 65 nm: Dual Voltage Library for cost and power sensitive applications

Categories
Portability
ASIC
Process Node
65nm/TSMC
Type
Hard IP
Maturity
Please login or register to view this data
Overview
The winning alternative to foundry sponsored library!

Standard foundry sponsored libraries with average performances are a good solution for very low volumes but as long as high fabrication volumes are concerned, only the highest density guarantees the best RoI.

SESAME uHD-BTF DV is a breakthrough solution, which can be used for helping logic designers reach 10% to 15% density gains on any logic design at 65 nm.

SESAME uHD-BTF DV indeed benefits from replacing classical D flip-flops with pulsed latches acting as "spinner cells". The main advantage of the spinner cell is a significant improvement in terms of density, 30% denser than with D flip-flops!

This offering partakes in a complete Panoply optimized for High Density and Low Dynamic Power. Such a panoply includes Single Port and Dual Port RAM and Register Files, Cell Compatible Register Packs, metal programmable ROMs, and Power Management solutions as needed for Islet construction and Voltage switching through the Power Network.
Features
  • Ultra High density
  • Power reduction features
  • Easy implementation
  • Optimal Design for Yield
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
Customer Testimonial

"SMIC and Dolphin Integration announce their partnership for the release of low power audio converters. "We are enthusiastic", declared Henry Liu, SMIC Senior Director of Design Services. "As a leading foundry that is recognized worldwide, we wanted the benefit of relying on Dolphin’s robust audio virtual components for providing customers with the best performance mix for high volume SoCs."

Henry Liu, SMIC Senior Director of Design Services
SMIC
 
 
     Related IP from Dolphin Integration you may be interested in...
IP Name Description
SESAME HD BTF 180 nm Standard cell libraries 180 nm: ultra High Density for Cost reduction
MOTU UTA logic standard A public standard for realistic benchmarking of any Standard Cell Library!
SESAME HD BTF 130 nm ultra High density stem in 130 nm for Cost reduction
SESAME HD TSMC 65 nm LP 6-Track Standard Cell Library SESAME HD for cost critical application
SESAME HD 90 nm Standard cell libraries 90 nm : Ultra High Density
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
 SilTerra
SMIC
TSMC
 Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map