ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Home  :  Search IP  :  IP Details

USB 2.0 picoPHY - TSMC 28HPM18 x1, North/South (vertical) poly orientation

 Estimate your chip with this semiconductor IP
Synopsys
Semiconductor IP Vendor InformationView all semiconductor IP from SynopsysContact Semiconductor IP VendorSemiconductor IP Customer Testimonials Add Semiconductor IP to an IP List

Share
Email Semiconductor IP Datasheet Print Semiconductor IP Datasheet   
IP Name
USB 2.0, Pico PHY, SMIC 28HPM, NS
Provider

Synopsys
Description

USB 2.0 picoPHY - TSMC 28HPM18 x1, North/South (vertical) poly orientation
Categories
Portability
ASIC
Process Node
28nm/TSMC/HPM
Type
Hard IP
Maturity
Please login or register to view this data
Overview
Synopsys' DesignWare USB 2.0 PHY IP solution provides designers with the industry's best combination of low area and low power with support for the leading 45-, 65-, 90-, 130- and 180-nm process technologies. The DesignWare USB 2.0 PHY solution consists of the USB 2.0 picoPHY, USB 2.0 nanoPHY, USB 2.0 HSIC-LPM PHY and the USB 2.0 OTG PHY. The DesignWare USB 2.0 IP is the most certified IP solution in the industry. With over 2,000 design wins and hundreds of millions of silicon-proven units shipped, Synopsys' complete USB IP solution, consisting of digital controllers, PHY and Verification IP, enables designers to lower integration risk and speed time-to-market.
Features
  • Ported to over 50 different processes and configurations ranging from 180-nm to 28-nm
  • USB nanoPHY and USB picoPHY offers a tunability feature that allows quick, post-silicon adjustments that occur due to process variations, or unexpected chip and board parasitic, without modifying the existing design
  • USB 2.0 PHYs support Device, Host and OTG configurations
Deliverables
  • GDSII layout and layer map files, LEF of pin size and locations, LVS netlist in HSPICE format and LVS report, DRC report
  • Simulation model for digital blocks, Behavioral models for analog blocks
  • Synopsys' PrimeTime STA results, Gate-level netlist and SDF timing file
  • DesignWare USB 2.0 PHY Databook
  • Digital test vectors (.wgl); scan test environment with Automatic Test Pattern Generation (ATPG) vectors
Market Category
Automotive, Communications, Consumer Electronics, Data Processing, Industrial and Medical, Military/Civil Aerospace, Others
Datasheet
Please login or register to view this data
Size
Please login or register to view this data
QIP Rating  This IP is not yet QIP rated.
Customer Testimonial

"Developing the [USB] IP internally was never an option for us because it is not our core competency. Compared to other IP vendors we evaluated, Synopsys DesignWare USB 2.0 nanoPHY was 30% lower in area and up to 15% lower in power. It was one of the smallest PHYs we found. "

Laurent Sibony, Director of ASIC Designs
Sequans
 
 
     Related IP from Synopsys you may be interested in...
IP Name Description
USB, LPM-HSIC PHY, TSMC 40nm LP USB LPM-HSIC PHY - TSMC 40LP18
USB, LPM-HSIC PHY, TSMC 40nm LP25 USB LPM-HSIC PHY - TSMC 40LP25
USB, LPM-HSIC PHY, TSMC 65nm LP USB LPM-HSIC PHY - TSMC 65LP
USB 1.1, OTG, Chartered 130nm [12320cl] USB 1.1 OTG in CSM 130-nm, Chartered 130-nm
USB 1.1, OTG, TSMC 130nm [12320tl] USB 1.1 OTG in TSMC 130-nm, TSMC 130-nm
 
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
 SilTerra
SMIC
TSMC
 Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map