Sidense Exhibiting at TSMC Technology Symposiums
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95113
The Westin Hotel –Waltham Boston
70 Third Avenue
Waltham, MA 02451
Four Seasons Hotel
98 San Jacinto Blvd.
Austin, TX 78701
San Jose on Tuesday, April 17, 2012
9AM to 5:30PM
Boston on Tuesday, April 24, 2012
9AM to 5PM
Austin on Thursday, April 26, 2012
9AM to 5PM
Jim Lipman, Marketing Director
Craig Downing, Product Marketing Manager
For more information or to schedule a meeting with Sidense please contact:
Jim Lipman for San Jose
Susann Friedricks for Boston and Austin
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required. The Company’s innovative one-transistor 1T-Fuse™ architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 90 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in 200-plus customer designs, are available from 180nm down to 28nm and are scalable to 20nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
About the TSMC Technology Symposiums
Join the 18th annual TSMC Technology Symposiums and get first-hand updates on TSMC's advanced and specialty technologies, advanced backend capabilities and future development plans!
Brought to you by ChipEstimate.com