ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Sidense Exhibiting at TSMC Technology Symposiums

Share
Ottawa, Canada and Santa Clara, Calif., April 16, 2012 - Sidense will be exhibiting at the U.S. TMSC Technology Symposiums and discussing its low-cost, secure and reliable 1T-OTP non-volatile memory (NVM) IP.

Where

San Jose
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95113

Boston
The Westin Hotel –Waltham Boston
70 Third Avenue
Waltham, MA 02451
781-290-5600

Austin
Four Seasons Hotel
98 San Jacinto Blvd.
Austin, TX 78701

When

San Jose on Tuesday, April 17, 2012
9AM to 5:30PM

Boston on Tuesday, April 24, 2012
9AM to 5PM

Austin on Thursday, April 26, 2012
9AM to 5PM

Who
Jim Lipman, Marketing Director
Craig Downing, Product Marketing Manager

For more information or to schedule a meeting with Sidense please contact:

Jim Lipman for San Jose
jim@sidense.com 925-606-1370

Susann Friedricks for Boston and Austin
sfriedricks@sidense.com
830-613-8948

About Sidense

Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required. The Company’s innovative one-transistor 1T-Fuse™ architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 90 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.

Sidense SiPROM, SLP and ULP memory products, embedded in 200-plus customer designs, are available from 180nm down to 28nm and are scalable to 20nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.

About the TSMC Technology Symposiums

Join the 18th annual TSMC Technology Symposiums and get first-hand updates on TSMC's advanced and specialty technologies, advanced backend capabilities and future development plans!

Brought to you by ChipEstimate.com



     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map