ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

True Circuits Attends Design Automation Conference Showcases Complete Line of Silicon Proven 28nm Analog PLL and DLL IP

Share
June 4-6, 2012, Moscone Convention Center, Booth #2726

Who
True Circuits, Inc. (TCI), a leading provider of analog and mixed-signal intellectual property (IP) for the semiconductor, systems and electronics industries.

What
At the Design Automation Conference (DAC), True Circuits will feature its complete line of standardized clock generator, spread spectrum, deskew, low bandwidth, and general purpose PLLs and multi-slave and multi-phase DLLs that spans nearly all performance points, features and foundry processes typically requested by ASIC, FPGA and SoC designers for core clocking, DDR, SerDes and audio/video applications.

True Circuits will showcase its complete line of PLL and DLL IP for TSMC and GlobalFoundries 28nm processes and discuss the extensive parametric testing process used to silicon validate comprehensive IP test chips completed in each 28nm process flavor. We will also discuss a number of topics that should be helpful to chip managers and designers, including IP selection, IP integration, IP reuse, jitter specifications and silicon testing.

Stephen Maneatis, True Circuits' CEO, John Maneatis, Ph.D., True Circuits' President and Brian Gardner, True Circuits' V.P. of Business Development, will also make presentations about True Circuits and our latest timing IP in the ChipEstimate.com booth #1202 and the TSMC OIP booth #2430 each day of the conference.

When and Where
Moscone Convention Center, San Francisco, CA

True Circuits Booth #2726
Monday - Wednesday, June 4-6, 9:00 AM to 6:00 PM

ChipEstimate.com Booth #1202
Monday, June 4, 11:00 AM
Tuesday, June 5, 2:00 PM
Wednesday, June 6, 2:00 PM

TSMC OIP Booth #2430
Monday, June 4, 11:15 AM
Tuesday, June 5, 4:00 PM
Wednesday, June 6, 11:30 AM

Contacts

For more information about True Circuits' PLLs and DLLs, please visit www.truecircuits.com.

For more information about the Design Automation Conference, please visit www.dac.com.

About True Circuits PLLs and DLLs

True Circuits offers a complete family of standardized and silicon-proven clock generator, spread spectrum, deskew, low bandwidth, and general purpose PLLs and multi-slave and multi-phase DLLs that spans nearly all performance points and features typically requested by ASIC, FPGA and SoC designers. These high quality, low-jitter PLL and DLL hard macros are suited to a wide variety of interface standards and chip applications. They are pin-programmable, highly process tolerant and reusable. They are also easy to integrate and are fully supported, so customers can reduce both design and silicon risks.

True Circuits PLLs are available in a range of frequencies, multiplication factors (1-4096), sizes and functions over which they deliver optimal performance, avoiding the cost and complexity of licensing multiple point-solution PLLs from other vendors. Our DLLs are available in mutli-slave and multi-phase versions and delay a set of signals by precise and adjustable fractions of a reference clock cycle independent of voltage and temperature, are ideal for high-speed DDR interface applications and are available in different sizes and form factors. Customized solutions are also available for specialized chip applications.

True Circuits PLLs and DLLs are available for immediate customer delivery in TSMC, GlobalFoundries, UMC and Common Platform processes from 180nm to 28nm. Customers can license our timing IP either directly from TCI or through our global network of design services partners and sales reps. The hard macros are available for a per use license fee with reuse options and no royalty fees. The license fee includes integration support from TCI or our partners to ensure a successful customer tape out. The deliverables include GDSII and LVS Spice netlists, behavioral and synthesis models, Library Exchange Format (LEF) files and extensive user documentation. For more information about True Circuits IP products, visit www.truecircuits.com/tci_technology.html.

About True Circuits

True Circuits develops and markets a broad range of award-winning PLLs, DLLs and other mixed-signal hard macros for ICs for the semiconductor, systems and electronics industries. TCI's robust state-of-the-art circuits, methodical and proven design strategy and close association with the world's leading fabs, IDMs, and design services companies allow the company to quickly and reliably create new and innovative designs in a variety of advanced process technologies. Over the last 13 years, True Circuits has distinguished itself as the technology leader in the timing IP space and our PLLs and DLLs are used extensively around the world in our customers’ products with production volumes now in the billions.

True Circuits is headquartered at 4300 El Camino Real, Suite 200, Los Altos, California 94022 and can be found on the web at http://www.truecircuits.com. Product inquiries can be made by calling the company directly at (650) 949-3400 or via e-mail at sales@truecircuits.com

The True Circuits logo is a trademark of True Circuits, Inc. All other trademarks and tradenames are the property of their respective owners.

Brought to you by ChipEstimate.com



     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map