ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Synopsys Acquires Ciranova

Share


Acquisition Strengthens Synopsys Custom Design Solution and Underscores its Commitment to Enabling Interoperable Process Design Kit Ecosystem

MOUNTAIN VIEW, Calif., July 30, 2012 - Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, announced today that it has completed the acquisition of Ciranova, a privately held electronic design automation (EDA) company focused on delivering productivity improvements in custom IC design by reducing the time and effort needed to develop transistor-level layout on advanced nodes. Synopsys intends to utilize Ciranova's technology to accelerate advancements in its custom integrated circuit (IC) design solutions and enable design teams to better meet the productivity challenges created by the complexity of nanometer designs.

"Adding Ciranova's technology and engineering talent to the Synopsys custom IC solution team supports our goal to make continual gains in productivity for designers working on advanced custom IC designs. This acquisition creates an opportunity to deliver productivity gains by integrating Ciranova's Helix placer with Synopsys' custom design solution," said Paul Lo, senior vice president and general manager of Synopsys' Analog Mixed-Signal Group. "Additionally, the combination of Synopsys and Ciranova – both founding members of the Interoperable PDK Libraries (IPL) Alliance – underscores Synopsys' commitment to enabling an interoperable Process Design Kit (iPDK) ecosystem. To ensure the long-term growth of the iPDK ecosystem, Synopsys will continue providing Ciranova's PyCell Studio and PyCell usage at no charge."
The terms of the deal have not been disclosed.

About the IPL Alliance

The IPL Alliance is an industry standard organization established to develop an interoperable eco-system for custom design. The current focus is to create and promote standards for interoperable PDK and analog constraints. There are currently 28 member companies. The board of directors consists of individuals from Ciranova, SpringSoft, STMicroelectronics, Synopsys and TSMC.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com.

Safe Harbor Statement

This press release contains forward-looking statements within the meaning of Section 27A of the Securities Act of 1933 and Section 21E of the Securities Exchange Act of 1934, including statements regarding the anticipated effects of the acquisition on Synopsys' custom IC design solutions and the iPDK ecosystem. These statements are based on current expectations and beliefs. Actual results could differ materially from those described by these statements due to risks and uncertainties including, but not limited to, unforeseen production or delivery delays, failure to perform as expected, changes in demand, and other risks detailed in Synopsys' filings with the U.S. Securities and Exchange Commission, including those described in the "Risk Factors" section of the latest Quarterly Report on Form 10-Q for the fiscal quarter ended April 30, 2011.

Editorial Contact:
Yvette Huygen
Synopsys, Inc.
650-584-4547
yvetteh@synopsys.com

Investor Contact:
Lisa Ewbank
Synopsys, Inc.
650-584-1901

Brought to you by ChipEstimate.com



     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map