ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Real Intent Webinar on Clock Domain Crossing (CDC) Verification Available; Viewer Survey Affirms Value of Comprehensive Analysis and Concise Reporting

Share

 

SAN JOSE, CA--(Marketwire - October 27, 2009) - Real Intent Inc., the innovator in automating the intelligence of formal techniques for design verification, announced today its October Webinar on Advanced Clock Domain Crossing (CDC) Verification Using Meridian™ is archived and now available for free viewing at www.realintent.com.

The Webinar's attendees' responses to the survey question, "What is most important in choosing a CDC solution?" highlighted that comprehensive analysis and concise reporting are among the top CDC verification tool requirements, followed by ease of setup, ease of debugging and formal technology.

About the Webinar

Title: Advanced CDC Verification Using Meridian

Abstract: The number of asynchronous clock domains on a SOC (System-on-chip) is increasing rapidly due to the performance and power requirements of today's ASIC and FPGA designs. As a result, clock domain crossing (CDC) verification has become an essential step in the verification flow. Achieving complete confidence of reliable CDC operations requires advanced CDC verification techniques, such as smart structural extraction, metastability aware formal analysis, including innovative frequency independent formal verification and intelligent hierarchical analysis. This webinar focuses on the unique and advanced capabilities offered by Meridian to ensure complete CDC confidence.

Presenter: Jin Zhang, Real Intent, Technical Marketing Manager.

About Meridian

Meridian CDC and Meridian FPGA are Real Intent's Clock Domain Crossing (CDC) verification solutions for ASIC and FPGA designs. They offer automatic clock intent verification, metastability aware formal analysis and dynamic simulation capabilities to ensure reliable CDC crossings.

About Real Intent

Real Intent is the innovator in automating formal techniques for design verification. This technology is being used in the field today to solve critical problems encountered by design and verification teams worldwide. Real Intent's family of products dramatically improves the functional verification efficiency of leading edge ASIC and FPGA based designs.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700, fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: info@realintent.com, Twitter: www.twitter.com/RealIntent.

Meridian is a trademark of Real Intent, Inc.

All other trademarks and trade names are the property of their respective owners.



     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map