ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

TSMC Certifies Berkeley Design Automation Analog FastSPICE for 28nm LP Process

Share

Analog FastSPICE Meets All TSMC Accuracy and Compatibility Requirements for 28nm LP Technology

SANTA CLARA, Calif. - Berkeley Design Automation Inc., provider of the Analog FastSPICE unified circuit verification platform today announced that the Analog FastSPICE Platform qualified through TSMC's SPICE Tool Qualification Program for 28nm low-power (LP) technology. Analog, mixed-signal, and RF design teams at leading semiconductor companies worldwide now can use Analog FastSPICE Platform to efficiently verify their 28nm LP projects.

“The Berkeley Design Automation Analog FastSPICE Platform is one of the first SPICE simulators to meet all the accuracy and compatibility requirements of TSMC's SPICE Tool Qualification Program for 28nm LP technology”

"The Berkeley Design Automation Analog FastSPICE Platform is one of the first SPICE simulators to meet all the accuracy and compatibility requirements of TSMC's SPICE Tool Qualification Program for 28nm LP technology, said Tom Quan, Deputy Director of Design Service Marketing at TSMC.

The Berkeley Design Automation Analog FastSPICE Platform (AFS Platform) is a unified circuit verification platform for analog, mixed-signal, and RF design. The company states that the AFS Platform delivers true SPICE accurate results, while providing higher throughput and larger simulation capacity than traditional SPICE, with comprehensive device noise analysis. The AFS Platform is a single executable that uses advanced algorithms and numerical analysis to rapidly solve the full-circuit matrix and original device equations without any shortcuts. The AFS Platform includes licenses for AFS Nano SPICE simulation, AFS circuit simulation, AFS Co-Simulation, AFS Transient Noise Analysis, and AFS RF Analysis.

"Our 28nm LP certification via the TSMC SPICE Tool Qualification Program is an important milestone to support our mutual customers' success as they move to this advanced node," said Ravi Subramanian, president and CEO of Berkeley Design Automation. "By working closely with TSMC, we can provide assurance that these customers have the verification tool that has the accuracy required for the most complex and highly integrated nanometer analog/RF designs."

About Berkeley Design Automation

Berkeley Design Automation, Inc. (BDA) is the recognized leader in advanced analog, mixed-signal, and RF (AMS/RF) verification. The BDA Analog FastSPICE unified circuit verification platform (AFS Platform) combines the accuracy, performance, and capacity needed to verify GHz designs in nanometer-scale silicon. Over seventy companies, including 15 of the world's top 20 semiconductor companies, use the AFS Platform to efficiently verify AMS/RF circuits. Founded in 2003, the company has received several industry awards in recognition of its technology leadership and impact on the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corporation, NTT Corporation, IT-Farm Corporation, and MUFJ Capital. For more information, visit http://www.berkeley-da.com.

Analog FastSPICE, AFS Nano, and WaveCrave are trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.



     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map