ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
   

ChipEstimate.com Headline News
October, 2009 Archive

Share
 
Friday October 30, 2009
ChipEstimate.com Partner Headline

Mark-Eric Jones, Innovative Silicon CEO, Selected as Keynote Speaker for Mentor Graphics User2User 2009 Conference

Serial Entrepreneur will share “Building Companies that Build Innovative Technologies” insight at Munich event

SANTA CLARA, Calif.--(BUSINESS WIRE)--Innovative Silicon, Inc. (ISi), developer of the Z-RAM® zero-capacitor, ...


 
Thursday October 29, 2009
ChipEstimate.com Partner Headline

Arasan and Cadence Collaborate To ExtendVerification Best Practices

Integration of Arasans MIPI Design IP into Cadences Incisive Verification KitEnables Unprecedented Ease of Adoption for Advanced SoC Verification

San Jose, California October 29, 2009 Arasan Chip Systems today announced an agreement with Cadence Design Systems to collaborate on delivering functional verification best practices. Under the agreement, Cadence...

 
Wednesday October 28, 2009
ChipEstimate.com Partner Headline

Tiempo Chooses Verific Design Automations SystemVerilog Front End

SystemVerilog Analyzer, Static Elaborator Serve as Front End to New Synthesis Software for Asynchronous Chip Design

ALAMEDA, Calif.--(BUSINESS WIRE)--Tiempo, provider of breakthrough, ultra low-power asynchronous intellectual ...


 
Tuesday October 27, 2009
ChipEstimate.com Partner Headline

Arasan Chip Systems First to Announce SDIO 3.0 Device Controller IP

Scale mobile platforms with high-performance peripherals using Arasans SDIO 3.0 Device Controller IP

San Jose, California October 27, 2009 Arasan Chip Systems, Inc. (Arasan), a leading provider of Intellectual Property (IP) Cores, announced today the availability of the worlds first Secure Digital IO (SDIO) 3.0 Device...

 
Monday October 26, 2009
ChipEstimate.com Partner Headline

Dolphin Integration launches Linear Regulators at 65 nmfor Ultra Low-Noise

Meylan, France - October 26, 2009.

Embedded power management is a growing challenge for SoC integrators wishing to optimize the workings and associated cost of their Systems-on-Chip. Dolphin Integration (ALDOL on NYSE-Alternext) continues its strategy with Inductorless converters and announces today the availability of its latest Low Drop Out Linear Regulator...

 
Sunday October 25, 2009
Industry Headline

ANADIGICS' New 4G Power Amplifier Delivers Superior Performance for Rapidly-Growing Mobile WiMAX Marketplace

Highly Efficient AWT6264 Meets Both WiMAX Linearity and Spectrum Mask Requirements at +25dBm Output Power

 

 

WARREN, NJ--(Marketwire - October 25, 2009) - ANADIGICS, Inc. (NASDAQ: ANAD) todaylaunched a new 4G power amplifier (PA) that delivers high output power,exceptional linearity and extremely high efficiency for mobile WiMAX applications in the 2.3-2.7...


 
Friday October 23, 2009
ChipEstimate.com Partner Headline

Arasan Announces Its participation in the Annual IP & ESC Conference in Grenoble, France

Arasan Announces Its participation in the Annual IP & ESC Conference in Grenoble, France

San Jose, California October 22, 2009 Arasan Chip Systems, Inc. ("Arasan"), a leading provider of Intellectual Property (IP) Cores, announced today its participation in the IP - ESC 2009 (IP-Embedded Systems Conference) in Grenoble France,...

 
Thursday October 22, 2009
ChipEstimate.com Partner Headline

Media Advisory: Cadence Design Systems to Host Mixed-Signal Design Summit

SAN JOSE, CA--(Marketwire - October 22, 2009) - Cadence Design Systems, Inc. (NASDAQ: CDNS)

What:Mixed-Signal IC Design SummitWhen:Oct. 27, 2009, 8:45 a.m. to 6 p.m.Where:Cadence Design Systems, Inc., 2655 Seely Ave., San Jose, Calif. 95134Building 10 R&D AuditoriumPress Registration:Contact Niki Tran at nikitran@cadence.com or (408) 428-5159As a leader in mixed-signal...


 
Wednesday October 21, 2009
Industry Headline

TRADE NEWS: Agilent Technologies Releases Official SATA Revision 3.0 Test Procedures

SANTA CLARA, Calif.--(BUSINESS WIRE)--Agilent Technologies Inc. (NYSE:A) today announced the release of test procedures for physical and protocol-layer device testing according to the Serial ATA International Organization: Serial ATA (SATA) Revision 3.0...


 
Tuesday October 20, 2009
ChipEstimate.com Partner Headline

Industrys Highest Capacity PCI Express 3.0 Controller IP Core From Denali Software Adopted by Cray

Best-in-Class Solutions Speed Design-to-Silicon Success of PCI Express Technology

SUNNYVALE, Calif., Oct. 20, 2009 -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that Cray has adopted Denali Databahn™ PCI Express (PCIe)...

 
Monday October 19, 2009
ChipEstimate.com Partner Headline

Dolphin Integration lightens CD10ACN50, a high-performance 100 dB Audio CODEC in Fujitsu Microelectronics 90 nm

Grenoble, France , October 19 2009 Dolphin Integration ("ALDOL" on NYSE-Alternext), a premier supplier of audio Virtual Components, today announce the flagship CODEC, 100 dB-proven audio DAC CD10ACN50 has been licensed by Fujitsu Microelectronics Limited, for integration into ICs to be manufactured in Fujitsu Microelectronics 90 nm process technology.

The CD10ACN50...

 
Friday October 16, 2009
ChipEstimate.com Partner Headline

GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement

WILSONVILLE, Ore.--(BUSINESS WIRE)--Mentor Graphics Corporation (NASDAQ:MENT) today announced that it has entered into a multi-year software and services agreement with GLOBALFOUNDRIES for EDA tools to support advanced IC development and manufacturing. As...


 
Thursday October 15, 2009
ChipEstimate.com Partner Headline

Cadence Design Systems to Host Second Annual Silicon Valley Power Forward Low-Power Design Summit

SAN JOSE, CA - October 15, 2009

What:
Power Forward Low-Power Design Summit

When:
20 October 2009
8:30 am to 6:00 pm

Where:
Cadence Design Systems, Inc., 2655 Seely Ave., San Jose, CA 95134
Building 10 R&D Auditorium

Press Registration:
Contact Niki Tran at nikitran@cadence.com or (408) 428-5159

Member companies of the Power Forward Initiative (PFI) and others...

 
Wednesday October 14, 2009
ChipEstimate.com Partner Headline

SVTC and TSMC Combine Efforts to Accelerate Commercialization of New Technologies in Emerging Markets

SAN JOSE, CA--(Marketwire - October 14, 2009) - SVTC, the leading provider of silicontechnology development and commercialization services, and TaiwanSemiconductor Manufacturing Company, Ltd. (TWSE: 2330) (NYSE: TSM) haveformed an Innovation Incubation Alliance that accelerates thecommercialization of new and innovative technologies and encourages productdevelopment on a variety of emerging technology...


 
Tuesday October 13, 2009
ChipEstimate.com Partner Headline

Sidense OTP Enables Security of Wireless Video Transmissions

Highly secure OTP memory used for WHDI key storage on AMIMON WHDI chips

Ottawa, Canada October 13, 2009 Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that AMIMON, the market leader in wireless High Definition (HD) semiconductor solutions, is employing Sidenses 1T-Fuse-based one-time...

 
Monday October 12, 2009
ChipEstimate.com Partner Headline

Dolphin Integration celebrates the 4th anniversary of its SYMPHONIE-LC library for low voltage applications

Meylan, France October 12th, 2009. Embedded in an impressive number of System on Chips, the SYMPHONIE low voltage library includes sRAM, metal-programmable ROM and a standard cell stem.

Reducing the power consumption of a SoC is the modern challenge for SoC designers, reaching extreme requirements for RFID. Due to the...

 
Friday October 09, 2009
ChipEstimate.com Partner Headline

HDL Design House (HDL DH) has a representative for Germany Hausmann-Consulting

Belgrade, Serbia October 9th, 2009 Hausmann-Consulting is the representative for HDL Design House's services and products in Germany. With more than 33 years of experience working for companies on the European semiconductor market, like Texas Instruments, National Semiconductor, Renesas, and NEC Electronics, Mr Gerhard Hausmann found ...

 
Thursday October 08, 2009
ChipEstimate.com Partner Headline

Cambridge Analog Technologies Expands Operation to Silicon Valley

Milpitas, California, October 8, 2009

Cambridge Analog Technologies, Inc. (CAT)s CEO Kush Gulati announced today the company has expanded its operations by opening new office in the heart of silicon valley. "With exponentially increased interest in our extreme low power PUMA based data converters and other analog IP,...

 
Wednesday October 07, 2009
Industry Headline

CMG Holdings, Inc. Signs Letter of Intent to Acquire Audio Eye, Inc.

NEW YORK--(BUSINESS WIRE)--CMG Holdings, Inc., (CMG) (OTC BB: CMGO), a full service global marketing, sports, entertainment and management communications company operating in the sectors of talent management, event management and commercial rights,...


 
Tuesday October 06, 2009
ChipEstimate.com Partner Headline

Cadence Extends Its TLM-Driven Design and Verification Solution to Support Leading Embedded Software Environments

Provides Unique OVM-Based Hardware/Software Co-Verification With TLM Sub-System and Unified Hardware/Software Co-Debug Graphical User Interface

SAN JOSE, CA--(October 6, 2009) - Cadence Design Systems, Inc. (NASDAQ: CDNS),the leader in global electronic design innovation, today announced theintegration of its transaction-level model (TLM)-driven design andverification solution with industry-standard embedded softwareenvironments. The CadenceIncisive...

 
Monday October 05, 2009
ChipEstimate.com Partner Headline

Cadence Introduces Incisive Enterprise Verifier, Delivering Dual Power of Formal Analysis and Simulation Engines

New Integrated Solution Increases Return on Investment From Assertion-Based Verification and Eases Adoption for Design and Verification Engineers

 

SAN JOSE, CA--(Marketwire - October 5, 2009) - Cadence Design Systems, Inc. (NASDAQ: CDNS),the leader in global electronic design innovation, today at CDNLive!Silicon Valley introduced CadenceIncisive Enterprise Verifier (IEV), an integrated verification...


 
Friday October 02, 2009
ChipEstimate.com Partner Headline

Dolphin Integration paves the way to the "Super-ViC" generation foraudio applications

Meylan, France October 2, 2009.

True to their style of challenger in the Design Industry in Microelectronics, Dolphin Integration (ALDOL on NYSE-Alternext) today is paving the way to a new generation of Virtual Components starting with loDAC95-SV01, the first audio DAC empowered with its own oscillator and embedded voltage...

 
Thursday October 01, 2009
ChipEstimate.com Partner Headline

Cadence Introduces the EDA Industrys First Verification Solution for PCI Express 3.0

New OVM-Based Verification IP Will Help Early Adopters of PCIe 3.0 Beat Quality and Time-to-Market Goals

SAN JOSE, Calif., 01 Oct 2009

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced it has developed Open Verification Methodology (OVM)-based verification IP (VIP) to assist developers working with...

 
ChipEstimate.com Headline News Archive

2013 - January  February  March  April  May  
2012 - January  February  March  April  May  June  July  August  September  October  November  December  
2011 - January  February  March  April  May  June  July  August  September  October  November  December  
2010 - January  February  March  April  June  July  August  September  October  November  December  
2009 - January  February  March  April  May  June  July  August  September  October  November  December  
2008 - January  February  March  April  May  June  July  August  September  October  November  December  
2007 - January  February  April  May  June  July  August  September  October  November  December  
2006 - July  August  September  October  November  December  

Top of Page

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map